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Abstract 
Electron beam testing techniques have gained widespread 
acceptance throughout the electronics industry in the design verification 
of prototypes and the failure analysis of production devices. In the past, 
these techniques have gained little prominence, with the micro-prober 
being the main tool used during the diagnostic process. The increasing 
integration of modern semiconductors has resulted in the mechanical 
prober effectively becoming obsolete due to the capacitive loading that 
these 1 pm probes introduce 
The need for an integrated diagnostic system also becomes greater 
with the increasing complexity of devices. In particular, the tools required 
to perform a successful analysis include the design database, test 
stimulus and an electron beam testing system. The most effective way to 
create the required debug environment is to integrate all the isolated 
tools involved around a centralised host. 
This work involves the development of an integrated electron beam 
test system which meets the specific industrial requirements of a failure 
analysis facility. This system is based around a workstation which 
provides complete control of all aspects of the debug environment. 
A particular problem identified with this system was the susceptibility 
of the secondary electron detector to local field effects. The design and 
development of a new electron detector allowed a significant 
improvement in the quantitative measurement accuracy of the system to 
be demonstrated. 
Image processing algorithms were shown to have applications both in 
the improvement of picture quality and the manipulation of acquired 
images. A novel approach was introduced for the identification of chosen 
features on the device. 
The application of the developed system in the debug of complex 
VLSI devices is demonstrated with several failure mechanisms being 
uncovered. 
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Electron Beam testing techniques have gained widespread acceptance within 
the electronics industry particularly in the fields of design verification and failure 
analysis. The aim of the work presented in this thesis was to develop an 
integrated system which was tailored to best meet the specific requirements 
of a failure analysis facility within an industrial environment. 
A review of the past work in the development of electron beam testing systems 
is detailed in Chapter 2. The particular areas of integrated and automated 
systems and the development of quantitative voltage measurement systems 
are discussed in order to assess how closely these meet the specific industrial 
requirements of Digital Equipment Corporation. 
The development of an user-friendly, integrated system, based around a 
workstation, that links the debug environment to both an automatic test system 
and to a CAD layout database is detailed in Chapter 3. A problem with 
the developed system recognised during this development work is the overall 
performance of the secondary electron detection system. Chapter 4 describes the 
simulation and development of a new detector system to rectify this problem. 
The results presented in this chapter allow a comparison to be made of the 
performance of the original detection system with that of the developed one. 
Modifications to the new detection systems are also detailed which will allow 
improved performance for this configuration. 
Chapter 5 presents a synopsis of the past work done in the field of image 
processing. Descriptions are given of the software routines generated for the 
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comparison of known good device functionality with that of a device under 
test. An introduction is given into the possibility of using pattern recognition 
techniques which could provide more efficient, automated solutions to the debug 
process. 
The use of the developed system in the debug of an advanced video processing 
chip is presented in Chapter 6. Four particular devices of this type are evaluated, 
with the debug process and resulting failure mechanisms found detailed for each 
case. 
The overall conclusions made, together with the future work which could be 




2.1 A Historical Overview Of Voltage Contrast Development 
The phenomenon known as voltage contrast in scanning electron microscopy 
allows the visualisation of potentials on electric devices. This is due to the 
electric fields which are set up above the specimen surface. The magnitude 
of these fields is determined by the geometry and material composition of the 
specimen, the potentials on the specimen and the bias on the secondary electron 
collector. When a specimen is impinged by a primary electron beam, low energy 
secondary electrons are emitted. The electric fields above negatively charged 
conductors tend to accelerate electrons towards the secondary electron detector. 
Conversely, the fields above a positively charged conductor tend to retard the 
flow of the secondary electrons emitted resulting in less secondary electrons 
reaching the collector. Therefore, a positively charged conductor appears darker 
than a grounded conductor and a negatively charged conductor appears brighter 
than a grounded conductor. This phenomena was first reported by Oatley and 
Everhart (1957) and was first applied to integrated circuits by Everhart, Wells 
and Matta in 1964. At this time only static voltage levels could be identified but 
Plows (1969) showed that by pulsing the electron beam, high frequency voltage 
changes could be seen. A further development around this time was the concept 
put forward by Wells and Bremer in (1968) of a secondary electron detector to 
measure voltage on the specimen surface quantitatively. The combination of a 
pulsed electron beam and a secondary electron detector allowed Balk et al.(1976) 
and Thomas et al.(1976) to make quantitative voltage contrast measurement at 
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high frequencies by effectively utilising the scanning electron microscope as a 
sampling oscilloscope. 
2.2 Qualitative Electron Beam Testing Techniques 
2.2.1 Static Voltage Contrast 
Static Voltage Contrast, as described in the historical overview above, has 
been known about for over two decades. It provides the most basic form 
of electron beam testing and can be 'observed in any conventional ScRnnilig 
Electron Microscope, the voltage contrast being superimposed on the inherent 
material contrast and topographical detail. The images obtained can still be 
extremely useful in identifying continuity failures on integrated circuits. 
2.2.2 Voltage Coding 
Voltage coding was first put forward by Lukianoff and Touw (1975). This 
technique, shown in Figure 1, allows the visualisation of dynamic signals linked 
to the scan rate of the scanning electron microscope display. If the clock cycle 
on the device being imaged is locked as some multiple of either the frame 
frequency (25hz) or the line frequency (15.6KHz) then light and dark stripes, 
each representing one period of the waveform, can be seen on the tracks in 
either the X or Y directions, depending on which of the two root frequencies the 
device's operation was locked. This technique suffers from the disadvantage of 
offering limited flexibility in the choice of operating frequency available. 
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Figure 1: Principle of Voltage Coding 
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2.2.3 Stroboscopic Voltage Contrast 
A 'frozen image' of any phase of an integrated circuit's dynamic operation can be 
obtained by chopping the primary electron beam pulse so that it is synchronised 
with the signal of interest on the device under test. Thus, the device is only 
irradiated at a particular phase value giving a stroboscopic voltage contrast 
image of the internal logic states of the device under test at that phase. If the 
phase relationship of the pulsed beam and the signal of the device under test is 
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then altered, other logic states of the device's operation can then be viewed. This 
technique, shown in Figure 2 below, is capable of visualising voltage changes at 
frequencies up to several gigahertz. 
Figure 2: Principle of Stroboscopic Voltage Contrast 
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2.2.4 Video Gating 
Video Gating also allows chosen phases of the circuit's operation to be analysed 
but in this case instead of the beam being pulsed to provide the synchronous 
operation required, it is the video signal that is chopped in order to provide 
a 'snapshot' of the phase of interest. The disadvantage of this technique is 
maximum chopping frequency possible, which is governed by the bandwidths 
of the components of the video circuitry. Figure 3 below shows the principle 
involved. 
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2.2.5 Logic State Mapping 
Logic state mapping, a technique developed by Ostrow et al (1981), displays 
periodic waveforms on the scanning electron microscope screen in a way similar 
to that of voltage coding but does not suffer from the same constraints in 
the choice of operating frequency. The primary electron beam is pulsed as 
in stroboscopic voltage contrast. In conjunction with this beam chopping, the 
phase of the primary electron beam with respect to the operating frequency of 
the tracks being imaged is continuously incremented after each line scan. This 
technique is capable of visualising higher frequencies than voltage coding and 
can also give more easily interpreted timing information of the signals from the 
tracks being imaged than is possible in standard stroboscopic imaging. It is 
therefore very useful for imaging parallel data busses, contained for example in 
a microprocessor. 
The methods described above form the basis of all qualitative electron beam 
testing strategies. There are however some disadvantages with using these 
techniques as the only tools in the device analysis process. Specifically, as the 
secondary electron emission spectrum is non-linear (Figure 5, Dinnis 1988) , the 
voltage contrast seen is non-linear too. Also, the complex surface fields above 
the specimen constantly change as potentials vary on the circuit, contamination 
builds up and insulators charge. The secondary electron yield is affected by 
material composition, and topographical influences as well as differences in layer 
thicknesses during the integrated circuits fabrication process. As a result of 
these factors no absolute values of grey level on the display of the microscope 
correspond to a fixed voltage level on the conductor of interest. A more accurate 
method of providing quantitative voltage contrast had to be developed before 
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Figure 5: Secondary Electron Energy Spectrum From A I key Beam 
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2.3 Quantitative Voltage Measurement Techniques 
The principle of quantitative voltage measurement relies on the fact that 
a varying voltage on the specimen causes a directly proportional shift in 
the secondary electron energy spectrum. Positive specimen voltages cause 
a decrease in the secondary electron's kinetic energy with negative voltages 
resulting in increased kinetic energies. The secondary electron energy spectrum 
is therefore transposed by a fixed amount depending on the specimen voltage as 
shown in Figure 6a. The analysis of the amount of shift in the energy spectrum, 
through the incorporation of an electron energy filtering device between the 
collector and specimen, allows accurate voltage measurement to be made. 
2.3.1 Secondary Electron Energy Analysers 
There have been many proposals for voltage contrast detector set-ups since the 
initial work by Wells and Bremer [1969]. In general these electron detectors can 
be split into two distinct categories, namely those with bandpass characteristics 
and those with high pass characteristics. 
2.3.1.1 The Bandpass Detectors 
The band pass detection systems utilise an electric or magnetic field to enable 
electrons in only a small energy band to pass through a gap in the detection 
system. The detector proposed by Wells and Bremer and a later improved 
version by Hannah[1974] were both of this type. The poor signal to noise ratio 
attainable and the difficulty in obtaining a suitable construction has resulted in 
this detector arrangement never really gaining prominence in the quantitative 
analysis of voltages in an electron beam environment 
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Figure 6: Energy Spectrum Shift With Specimen Voltage 
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2.3.1.2 The Retarding Field Analyser 
The retarding field analyser is a detector which basically acts as a high pass 
filter. Feuerbaum [1979] and many others have developed such a system which 
has also been incorporated into commercial electron beam testing systems. 
A retarding grid is placed between the specimen surface and the secondary 
electron collector and used to modulate the energy level of electrons which will be 
collected and those which are rejected. By varying the voltage on the retarding 
electrode from a positive to a negative bias and integrating the resultant collector 
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signal, a characteristic S-curve shape is obtained. When the bias on the specimen 
is then altered by a linear amount, a corresponding linear shift in the anal S-
curve results. This is shown in Figure 6b. It is the detection of this linear shift 
in the integrated signal at the secondary electron collector that gives rise to the 
quantitative measurements from the specimen surface. 
The most common constructions involve the use of an extraction grid placed 
just above the specimen surface whose purpose is to extract as many secondary 
electrons as possible away from the specimen surface and minimise the number 
returning to the specimen before reaching the retarding grid. A typical 
arrangement of this type, similar to Khursheed's version [19841, is shown in 
Figure 7. 
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The simple design and good transport efficiency of the retarding field analysers 
have made this technique the more widely used detection system for secondary 
electron analysis. 
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2.3.2 Local Fields 
The local fields effects are caused by the different voltages which exist on 
conductors adjacent to the point on the specimen being analysed during the 
integrated circuit's operation. These fields can act as local retarding electrodes 
which inhibit the extraction of the secondary electrons from the specimen on 
positively charged conductors. The other effect of these local fields is to create 
transverse fields which alter the angular distribution of the secondary electrons 
being emitted from the specimen surface [Fujioka et al 19811. These secondary 
electrons therefore do not pass through a planar retarding grid normally. This 
results in a reduction in the number of electrons reaching the detector, which 
in turn, gives rise to erroneous measurements. The problem increases with 
shrinking device geometries due to the increase in fields associated with the 
narrower conductors. 
An approach adopted to minimise this problem is the incorporation of a 
hemispherical retarding grid arrangement. This involves the placement of 
the point of interest on the specimen surface at the centre of a hemispherical 
retarding grid. This enables all the secondary electrons emitted that reach 
the retarding grid to pass through that grid normally as shown in Figure 8. 
A disadvantage of this system can be the longer working distances that it 
introduces. Also, if the voltage is being measured from a point away from the 
centre of the retarding field then the electrons will be emitted at an obtuse or 
acute angle and diminish the resultant voltage resolution obtainable. The and 
Gopinath first proposed this idea in 1976. 
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The most recent approach adopted in making quantitative voltage 
measurements is the incorporation of an "in-the-lens" electron spectrometer. 
The system employed utilises a combination of electrostatic and magnetic fields 
placed within the electron microscope's column and incorporated into its final 
lens. A typical configuration is shown in Figure 9. In the system suggested 
by Menzel and Buchanan [1984] and in the the resulting developments on 
the theme by Garth et al [1985], Richardson[ 19871, Dinnic4l987], the electrons 
emitted from the surface are spiralled around a central axis perpendicular to the 
specimen due to the magnetic field in the detector region. This approach enables 
the emitted electrons to be kept close together thereby elimir%ating the spreading 
out of electrons which is prevalent in purely electrostatic spectrometers. 
Furthermore, as these spectrometers are placed within the column rather than 
between the final lens and the specimen, the working distance can be kept very 
low giving very good spatial resolution and high transport efficiency. Plies and 
Schweizer [19871 described a variation which uses a hemispherical retarding 
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grid thus incorporating the advantages of this previously described structure 
without the disadvantage of the long working distances introduced in the original 
designs. This solution was first made commercially available by Menzel and 
Buchanan in the ISI microscope in 1985. 







2.3.3 Voltage resolution of spectrometers 
The Gopmath equation [19771 is generally recognised as one which gives a 
figure for the minimum detectable voltage change measurable using a secondary 
electron energy analyser. According to Menzel and Kubalek [1983] the minimum 
detectable voltage resolution can be calculated at about 0.08mV. In practice, a 
resolution of a factor often poorer than this is difficult to achieve. The minimum 
detectable voltage is a function of the shot noise in the primary electron beam 
which in turn affects the secondary electron signal at the output. The detector's 
voltage resolution is therefore affected by the beam current. As this is dictated by 
the primary beam source, there are obvious advantages to be gained by using the 
brightest possible source. Lanthanum Hexaboride sources are now widely used 
with many systems migrating towards Field Emission sources for even higher 
brightness. The bandwidth of the detection system, dictated by the individual 
responses of the head amplifier, photomultiplier, scintillator and the signal 
processing, also contributes to the minimum detectable voltage measurement 
possible. 
As there are so many different variable factors which affect the performance 
of a spectrometer it is necessary to consider the test conditions before assessing 
the relevance of quoted figures on voltage resolution. A particularly important 
fact to consider when looking at these figures is the specimen type used. In 
many cases an idealised specimen has been used as the test vehicle which gives 
excellent results but does not attempt to address the specific problems of the 
local field effects that will have to be overcome when the spectrometer is used 
in earnest on integrated circuits with sub-micron geometries. It is for these 
reasons that a direct comparison of the performance using the published work 
on the detectors as a reference is not possible. it is however fair to say that 
the development of in the lens detectors has provided a significant improvement 
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over purely electrostatic detectors in combating local field effects on the specimen 
surface. 
2.3.4 Waveform Measurements 
Waveform measurement is achieved by focusing the primary electron beam on 
a single point of interest on the specimen surface. The beam is then chopped 
synchronously with the waveform to be measured on the device under test. The 
phase between the two is then changed so that the whole waveform is sampled 
[Thomas ét al, Balk et al 19761. The pulsed primary electron beam generates 
secondary electrons which pass through the secondary electron analyser. The 
resulting voltage level recorded is typically held by a boxcar averager until such 
time as the next primary electron pulse generates another level. In this way the 
waveform on the specimen surface at the point of interest is reconstructed. This 
technique can be used with picosecond resolutions at operating frequencies of 
gigahertz. This technique is shown in Figure 10. 
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Figure 10: Principle of Quantitative Voltage Measurement 
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2.4 Application Areas of Electron Beam Testing Systems 
An electron beam test system is one which encompasses a collection of isolated 
tools to perform the tasks detailed in the section above. Although the techniques 
involved in electron beam testing have been well known for well over a decade, 
the tool most widely used in the past to evaluate a device's functionality has 
been the microprober. A microprober consists of an optical microscope with a 
number of probes each with approximately one micron tips. These mech anical 
probes are placed on the metal tracks of interest on the device under test and 
the resulting measurements displayed on an oscilloscope. The major limitation 
of this technique is a capacitive load of at least 1 picofarad that is introduced 
by the probe which give rise to errors in measurement, particularly in the case 
of high bandwidth signals. There is also the possibility of damaging the device 
during the placement process or even as a result of the loading itself. 
With the emergence of VLSI devices with geometries approaching the sub-
micron region, the microprober as a measurement tool is becoming increasingly 
obsolete. Therefore, the semiconductor industry as a whole has begun to 
adopt the non-loading, non-contacting electron beam probe as a routine analysis 
technique in the functional analysis of these advanced integrated circuits. The 
two main areas in which such systems have become widely used is in the design 
verification of the prototype and in the failure analysis of production failures at 
final test 
2.5 Commercial Systems 
The development of commercially available systems can be traced back to the 
formation of Lintech instruments in 1977 as a result of research work carried out 
at Cambridge University. The first systems available were manually controlled 
voltage contrast systems which were marketed as "add-ons" to commercially 
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available systems. These were superseded a few years later by computer 
controlled systems from Lintech as accessories for certain commercially available 
SEMs. 
The next development was the introduction of stand-alone, fully integrated 
electron beam systems. Lintech, Applied Beam Technology (ABT), Integrated 
Circuit Technology (ICT), and Sch.lumberger/Sentry had introduced these 
systems with varying degrees of software control and integration by 1987. ABT 
and ICT were established as a result of development work performed at the 
University of Duisburg and Siemens. Schiumberger/Sentry however, are not a 
company with a pedigree in the field of electron beam testing but have been 
major forces in the market of automatic test and measurement equipment. The 
products were all targeted to cater for both the design verification and failure 
analysis markets and incorporate the secondary electron detector within the 
final lens of the electron microscope's column. 
The background of the companys involved is an important factor when one 
considers the type of product being offered by each manufacturer. 
ABT, whose skill base lay mainly in the design of the electron beam system's 
hardware, analysis techniques and applications, developed a link with ISI 
to adapt a commercially available Scanning Electron Microscope for use as 
a dedicated electron beam tester. The availability of an inverted column 
allows the maximum area possible for electrical feedthroughs. The provision 
of communications ports (RS232 and GPIB) for control of the test system's 
operation and the stage allows the user to customise the system to meet the 
level of integration required. This approach differs from the strategy developed 
by the rest of the system manufacturers. 
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ICT and Lintech, having experienced personnel in the field of both electron 
optics and electron beam testing, chose to manufacture the complete dedicated 
systems themselves. They also provided their own software control to drive 
the system operation. Lintech also developed a computer aided design 
(CAD) interface on the Apollo DN3000 workstation allowing the comparison 
of simulated waveforms with those obtained from the device [Henning et al. 
1987]. ICT have also established a link with Advantest, an automatic test 
equipment manufacturer, allowing the boards used in the production test of 
devices to be interfaced directly to the electron beam test system providing the 
electrical stimuli for the debugging process [Fazekas et al 19871. 
Sentry/Schiumberger chose an alternative strategy. With the largest available 
resources of all the competitors, they acquired the skills in electron optics, 
used existing skills in software to develop a fully integrated system in both 
hardware and software, linked to a powerful SUN workstation [Concina et al 
19861. The location of the scanned electron beam on the device under test can 
be locked to the device's layout on the workstation and selected from either 
the layout information, secondary electron display or the netlist information in 
the CAD database. There is also a link provided allowing a Sentry automatic 
tester to be interfaced to the electron microscope's chamber to generate the 
stimuli for the device. The overall effect of this development is a system 
aimed at circuit engineers which has removed the requirement for a thorough 
knowledge of electron beam testing techniques and the operation of scanning 
electron microscopes. lOT responded to this challenge by developing software 
and hardware to integrate their own system around the same environment as 
the Sentry system. 
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Therefore, in the space of a few years, a whole new generation of electron 
beam test systems has emerged to help cater for the semiconductor industry in 
the debug of VLSI devices with sub-micron conductor ]inewidths. 
2.6 Integrated Systems 
In general , the definition of a fully integrated system in this context, is one 
in which the collection of isolated tools that are involved in the debug process 
are all selectable and controllable from a centralised host computer. The tools 
typically involved can be divided up into six distinct categories:- 
- Aids to the debug process (eg. design database) 
- Stimulus Generation (eg. tester and/or pattern generator interface) 
- Viewing of DUT (eg. SEM imaging and mechanical positioning) 
- Voltage Contrast Set-up (eg. Beam blrnking and selection of operating 
modes) 
- Debug environment (eg. Temperature Control and Power Supplies) 
- Enhancement of results (eg. Image Processing) 
The need for such an integrated system has been identified by many groups 
working in the development of electron beam testing systems. Commercially, 
Advantest and Sentry have two such systems available as already mentioned. 
Lintech too had a system now marketed by Cambridge Instruments. The 
Advice program [Cocito et al 19871, involving a collaboration of several European 
partners has also reported the development of a fully integrated electron beam 
testing strategy as have the Toshiba Corporation [Komatsu et al 19871 and the 
NTT Corporation [Kuji et al 19851. These systems all attempt, with varying 
degrees of success , to provide the complete , integrated system. 
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The developed systems have all been created in order to bring the electron 
beam testing system techniques out of research institutes and allow them to be 
amalgamated, in a routine way, into the design and manufacturing process. In 
so doing, it is clear that user-friendliness and ease of use have been considered of 
paramount importance. This can be seen by the widespread use of workstation 
based environments utilising windows and menus for the control of the overall 
systems. As the individual tools involved in electron beam testing system have 
been available for some considerable period of time, the major development effort 
in the case of all the described integrated systems, has been in the generation 
of the control software to provide the overall integration. 
A major problem in developing an integrated system is catering for the large 
number of isolated tools used in the integrated circuit business. These include 
a wide range of design tools for the layout, simulation and logic description of 
the device of interest. Furthermore , there are numerous different test systems 
available with the Advantest, Sentry; Megatest, Tektronix, Hewlett Packard and 
Teradyne systems being just a selection of the more widely used systems in the 
electronics industry at the moment. The creation of the universal, integrated 
test system is therefore impossible. Obviously, this is a particular problem of 
those companies involved in the commercial sector of the electron beam testing 
market. 
Although both the Advantest and Sentry systems available commercially 
cla im  to provide a totally integrated debug environment, in practice, much 
of the developed design software could not meet Digital Equipment's specific 
requirements. In particular, where a proprietary tool has been used to generate 
the netlist or layout for example, difficulty will exist in using all the design tools 
available in these systems. 
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The conclusion from a review of all this development work is that the 
development of an integrated electron beam testing system is extremely 
advantageous. The problem of making a universal, fully integrated electron 
beam testing system is considerable when links to both the tester and the design 
databases are required. The best solution appears to lie in the standardisation 
of the hardware environment with the software environment being made 
very flexible with the introduction of translators wherever possible to some 
standard format. Until such time that a standard is developed and universally 
implemented in the design and testing of integrated circuits however, a need will 
still exist to develop tailored software solutions to meet each individual group's 
requirements. The closest solution that exists in the commercial sector at the 
moment is the Sentry and Advantest systems. 
2.7 Automated Electron Beam Testing 
The development of techniques with a capability of providing automatic 
analysis of failing devices have been well reported in recent times [eg Melgera 
et al 1987 and Bergher et al 19861. A major motivation for this work is 
the provision of tools capable of dramatically reducing the time and effort 
required in the debugging of modern, complex integrated circuits. The first 
technique developed for this purpose can probably be attributed to McDonald 
who in 1968 described a computer controlled scsrniing electron microscope. The 
topographical contribution was also subtracted out during voltage measurement. 
T.0 May et al. [1984] introduced image processing hardware allowing the global 
comparison of events from a known good reference device with those from a 
device under test. The principle of this technique involves the collection of 
selected machine or logic states using stroboscopic imaging techniques and is 
shown in Figure 11. These events are then noise reduced and the resultant 
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images from the device under test subtracted on a pixel by pixel basis from 
those of the reference device. The subtracted images are then thresholded 
allowing the first occurrence of an erroneous event in the device's operation to be 
viewed. This technique, which has become known as Dynamic Fault Imaging, 
can prove particularly powerful in the analysis of complex devices, about which 
little information is available. 
Figure 11: Dynamic Fault imaging 
IMAGES FROM GOOD DEVICE 
SUBTRACTED IMAGES 
IMAGES FROM FAILURE 
Another development in the quest for automation was introduced by Kuji et al 
[19851 with the combination of a design database to that of the electron beam 
testing environment allowing the automatic location of points of interest on 
the device under test to be done from information within the design database. 
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In particular a netlist is selected, transferred to X-Y stage and used in the 
location of the chosen point. The acquired stroboscopic image is then used to 
match the position of the device under test with that expected from the design 
database using a template matching technique. A waveform measurement is 
then made. By 1986 the same group had developed a further technique known 
by the acronym 'Finder' (Fault Identification system for LSI circuits with a Non-
contacting Database related Electron beam testeR). This allowed a computer 
generated logic map to be compared with acquired voltage contrast information. 
The drawback in each of these techniques must be in the time taken to perform 
the analysis of a complex device. If each logic state had to be evaluated on 
each wire in a VLSI device over several thousand test vectors and presented 
pictorially, then it is doubtful whether any modern day computer would be able 
to cope with that requirement economically and efficiently. 
The Advice project also intends to develop a system which would provide the 
automatic debugging of VLSI circuits. This system will be closely linked to 
the simulator's interpretation of the fault and fault-free behaviour of the device 
under test. This approach will allow a computer predicted failure mechanism to 
be established which could then be used as a basis for the diagnostic procedure. 
The conclusion drawn from the analysis of the developed work done on 
automated systems is that the first priority in all cases must be to establish 
an integrated electron beam testing environment around a design database. 
Once this has been done an enormous amount of software development work 
is required before full automation can be considered. The published work all 
leads towards that ultimate goal. Much of this work relies on image processing 
algorithms for the comparison of known good cases with faulty devices. This 
leads to an inefficient use of computer resource and as a result may not be 
possible with certain complex devices. For this reason these techniques may 
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be considered as low-level automation. The published work on the Advice 
project presents a plan to develop an automated debug strategy based on the 
techniques adopted by an experienced user. To this end an expert system is 
being employed which in itself presents many challenging problems. It must 
therefore be assumed that the introduction of a fully configured, automated 
electron beam test system capable of detecting even a small number of faulty 
components without the user's intervention will not become widely available 
until several years into the next decade. 
2.8 Current Developments and Future Perspectives 
The current development trends, including those towards integration and 
automation of electron beam testing already mentioned, all tend to relate to 
either the improvement of system performance or simplification of the debug 
process. Those not discussed already are detailed in this section. 
The system improvements being developed generally relate to the needs of the 
most advanced semiconductors in production. It has been apparent throughout 
this review work that the development of electron beam testing systems has often 
lagged behind the state-of-the-art IC manufacturing technologies by several 
years. Specifically, for examples there are emerging devices that have three 
layers of metal, 0.5 micron geometries, operating frequencies approaching 1GHz 
and over 500,000 transistors. The ability to generate accurate waveform 
measurements at these frequencies requires picosecond timing resolutions. This 
has been achieved through the use of optical probe techniques [JA. ValdmaDis 
et al 19821 but the limiting factor of these optical techniques is the spatial 
resolution possible with 2pm being the best figure reported so far. Electron 
beam techniques can give the required spatial resolution and through the 
incorporation of a pulsed laser cathode [P May et al. 19871 can give very short 
primary beam pulses allowing the required frequency resolution to be obtained. 
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The limiting factor relating to frequency for electron beam testing systems then 
becomes the transit time of the secondary electrons themselves. According to 
Fujioka et al [1985] and Diiinis [1988], through calculations of electric field 
effects, a figure of approximately 5ps is approaching the ultimate frequency 
resolution possible. 
Improvement in electron optics and the development of secondary electron 
detectors which will allow better quantitative measurement resolution on sub-
micron geometries with multi-layer metal is required. Configurations that can 
minimise the effects of surface fields and insulator charge-up will allow the most 
complete solution to this problem. As the current trends towards in-the-lens 
spectrometers appear to provide the best solutions, it is important to consider 
the spectrometer as an integral part of the electron optics when simulating or 
manufacturing optimum solutions. [Frosien and Plies 1987]. 
The task of testing devices obviously increases with complexity. With 
VLSI devices in particular, the problem of exercising many complex logic 
elements through a relatively small number of input/output pins creates severe 
problems. Methodologies, including Built-In-Self-Test [Koenemann et al.19791 
and Boundary Scan [Beenker et al 19861, relating to the "design for testability", 
have been implemented as a potential solution to this problem. These solutions 
allow the failure analyst to identify particular functional blocks of the failing 
device for initial evaluation. The problems for the analyst arise however, when 
the particular nodes of interest he underneath two or more layers of metal and no 
contact points are available. Under these circumstances it is imperative that IC 
designers are made aware of the requirements for bringing the important nodes 
on the device up to test points on the surface, allowing electron beam probing to 




This chapter has detailed the development of isolated voltage contrast 
techniques and the incorporation of these techniques into dedicated electron 
beam testing systems. The emergence of several commercially available systems 
is indicative of the fact that this technology has gained widespread acceptance 
throughout the electronics industry as a vital tool in the debug of advanced 
semiconductor devices. 
Although two particular manufacturers have provided electron beam testing 
systems based around a workstation and integrated into both design and test 
environments these systems do not fully meet the specific requirements of Digital 
Equipment. In particular the specific design tools adopted by Digital Equipment 
and the the range of test systems utilised in manufacturing cannot be completely 
handled by either of these systems. 
The aim of this work is to develop a tailored system, utilising test and design 
data to allow the debug of advanced proprietary semiconductors to be performed 
within a failure analysis environment. The developed system had to be both 
user-friendly and fully integrated into the design and testing environment. It 
would also beneficial to develop aids to the debug process which could lead to 
a more automated electron beam testing environment thereby minimising the 




3.1 System Specification 
The first task in the development process of an electron beam testing system 
was to design a specification which would meet the needs of Digital in the debug 
of advanced VLSI circuits until the middle of the next decade. Within this period 
CMOS devices will be fabricated with 0.5 micron track widths and gate lengths, 
three layers of metal conductors and several hundred input/output pins. The 
operating frequencies of these devices will also be in excess of 100 Megahertz. 
The typical operating voltage swings from high to low logic levels will be reduced 
from 5V to around 3V. Time resolution of lOOps and below will also be required 
to evaluate rise times in ECL technology devices. 
An electron probe with a diameter in the region of 0.1jim which has been 
optimised for operation at primary electron beam energy of between 0.5kV and 
1kV is required. This will ensure that no device damage will occur due to 
irradiation of the electron beam. The gun filament required to generate the 
necessary operating conditions should be of similar performance to lanthanum 
hexaboride sources or field emission guns. 
The low beam current which results from the need for low accelerating voltages 
and high spatial resolution causes a very poor signal to noise ratio in the 
SEM. This problem is magnified at low duty cycle operation during stroboscopic 
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operation and waveform extraction. There is therefore a need to incorporate 
signal processing techniques to help minimise the measurement time required. 
Temperature controlling equipment for the device under test is also required 
either in evaluating the failures that happen at temperature during the final 
test process or in the evaluation of devices being developed which are run at 
very cold temperatures (lOOK). 
There are numerous package types currently used by the semiconductor 
industry. A selection of these is shown in Figure 12 and Figure 13. These include 
such packages as pin grid arrays [1], cerquads [21, leadless chip carriers[3], tape 
automated bonded packages and standard dual-in-line packages [41. In order to 
provide the capability of evaluating devices assembled in these package types 
within a scanning electron microscope chamber, custom designed device holders 
will have to manufactured. 
With in excess of a hundred feedthroughs being required to exercise and 
monitor advanced devices at high frequencies, very fine, short coaxial cable will 
have to be used to connect the pattern generator's output pods to the device 
under test in order to guarantee good signal integrity. 
One of the major requirements of any integrated electron beam testing system 
is the requirement for computer control of the operating parameters of the 
system and presentation of results. The use of such computer control will 
create a uniform testing procedure and stable operating conditions, thereby 
establishing an environment for a comparison of the results obtained. The time 
required to input several thousand test vectors manually in order to exercise 
these advanced devices, has become prohibitive. Therefore, the incorporation 
System Development 32 







System Development 34 
of a controller for the pattern generator is required which will allow the down-
loading of previously generated test vectors from remote sources. Computer 
control will also provide flexibility and ease of use of the diagnostic tool. This is 
particularly important if the developed tool is to be successfully introduced into 
a production environment, with the time effort and skill required for operation 
being kept to a minimum. As many devices have complex structures which may 
appear regularly, as in the case of gate arrays for example, there is much benefit 
to be gained from the incorporation of automatic beam positioning aids to drive 
the beam onto the node of interest on the device under test. 
3.2 Conceptual Phase 
In order to realise the objectives stated in the specification an idealised system 
configuration was developed. An overview of this system is shown in Figure 14 
overleaf. 
The device contained within the scanning electron microscope chamber would 
be supplied with stimulus from a pattern generator. This pattern generator 
would obtain its data from either a networked computer-aided design system 
or a networked tester. The patterns would be translated and down-loaded from 
a controller which would in turn be connected to a central computer system. 
The host computer system would be used to control all aspects of the systems 
operation and the presentation of results. A logic analyser connected to the 
device's output would ensure that its operation is both known and unaffected by 
the irradiation effects of the beam. The voltage contrast images and waveforms 
obtained would also be uploaded to the central computer system and compared 
with either those obtained from a known good reference device or the simulated 
waveforms generated from the CAD system. 
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Figure 14: Proposed System Configuration 
3.3 First prototype system 
The next stage of the system development was to prove the feasibility of 
the approach adopted in the conceptual phase on devices fabricated using 
current technologies. The first system components purchased were a Cambridge 
Instruments 250MK3 scanning electron microscope and a Cambridge/Lintech 
DVCS1500 voltage contrast system. A Hewlett Packard HP 8175A pattern 
generator with twenty four ECLPTL output pods was also purchased, along 
with a HP310 personal computer. The controller was equipped with a termin a l 
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emulator software package to allow it to appear as either a terminal for a larger 
computer system or a controller for the pattern generator. 100 PTFE twisted 
pair cables were used to transmit the signals from the pattern generator to 
the device under test in the microscope's chamber. A flexible patch box was 
also manufactured to provide easy signal selection from the output pods of the 
pattern generator. The outputs of the device under test were monitored using 
a Tektronix 1240 logic analyser. A networked Microvax minicomputer was then 
interfaced to the developed system to allow the data for the pattern generator to 
be compiled on this computer system and down loaded to the pattern generator 
remotely, thereby providing the first stage of system integration. 
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3.4 Voltage Contrast System Specification 
The Dynamic Voltage Contrast system purchased from Cambridge Instruments 
consisted of a DVCS 1500 for connection to the Cambridge Instrument 
Stereoscan 250MK3 Scanning Electron Microscope. The operational 
specification of the DVCS 1500 did not completely meet the specification laid 
down in the conceptual phase but would allow the vast majority of today's 
complex devices to be analysed. 
In particular, the electron microscope was fitted with an LaB6 emitter for 
additional brightness than that possible from a standard tungsten filament at 
low beam acceleration voltages. 
The complete Electron Beam system has the capability of operating in any of 
the following modes of operation:- 
Real Time Imaging 
Stroboscopic Imaging 
Logic State Mapping 




The secondary electron analyser has a physical size of 11 X 11 X 11mm which 
allows a minimum of 12mm working distance with the ability to resolve a 20mV 
square wave. The taming resolution possible is SOOps. This is based on an 
original design discussed by Feuerbaum (1979) and shown in Figure 34. 
The system was also provided with a framestore with 512 lines X 768 pixels X 
16 bits memory depth for reducing noise on the captured images. 
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The overall system was controlled by a Motorola MC6809 processor and 
provided an IEEE-488 interface for the remote control of the system if required. 
The acceptance tests were carried out on test specimens which would provide 
known and repeatable results. These tests therefore checked out the system's 
ability to meet the specification under idealised conditions without having to 
contend with the many problems associated with packaged devices or wafer 
analysis. Specifically, all spatial resolution tests were carried out on a silver 
grid specimen, all voltage resolution tests were carried out on a 6mm X 2.5mm 
polished gold specimen and all time resolution test were performed on a polished 
gold area of a 50 ohm niicrostrip transmission line. The successful completion 
of these tests proved that the system operated as intended but this was no 
guarantee that the system would work effectively in the analysis of actual 
devices. The only way that this fact could be established would be in the routine 
analysis of devices. 
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3.5 CAD interface 
3.5.1 Hilo Simulator 
The simulator chosen to establish the feasibility of using a simulation database 
for the generation of test stimulus for the device under test was Hilo Mark 3. 
This simulator is available commercially from a company named Genrad. The 
reason that this simulator was selected particularly, was the fact that it was 
intended for use by both design and test engineers and was widely used within 
the electronics industry Hilo allows virtually any digital circuit or system with 
signal patterns at its input to be modelled. The behaviour of the model either 
when it is working or when it contains a wide variety of user selected faults can 
be predicted. The facility exists within Hilo 3 for the automatic generation of 
test vectors to a specified test format. 
3.5.2 Test Vehicle 
The device chosen to demonstrate the performance and features of the Hilo 3 
simulation package and the subsequent electron beam testing interface was the 
DCO21. This is a proprietary Digital device which is an eight bit transceiver. 
Specifically, it is used to convert from TTL logic levels to the correct logic levels 
for the internal bus of the VAX based products (Unibus) when used in one 
configuration and perform the opposite conversion when used in its alternative 
configuration. A typical configuration for each channel is shown in Figure 16. 
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Figure 16: Typical Channel Configuration 
IC 
TL LEVELS 	 I 	 uius 
(o<( LEVELS R 
DRIVER INPUT 	 DRIVER OUTPUT 
RECEIVER OUTPUT 	 RECEIVER INPUT 
ENABLE 
SELECT 
ENABLE SELECT OPERATION 
L 	L 	DRIVE INTO UNIBUS 
L H RECEIVE FROM UNIBUS 
H 	X 	DRIVER DISABLE) 
RECEIVER HIGH IMPEDANCE 
3.5.3 Device Modelling 
The basic DCO21 was modelled within the Hilo packageusing the syntax shown 
in Figure 17. 
System Development 41 
Figure 17: DCO21 Hilo Model 
IC TTL NS DCO21 (SELECT, UNIBUS[1:8],GND,CHANNEL[ 1 : 8 ],ENABLE,VCC) 
NOR(10,10) 	 Gi (W(2],SELECT,ENABLE); 
NOT(O,O) G2 (NOTEN,ENABLE); 
AND(30,30) 	 G3 (W[1],SELECT,NOTEN); 
NAND(25,25) G( 4 :1 1 3(tINIBUS 1 [ 1 : 8 ],CRANNEL[1:8],W[2]); 
BtIFIF1 	 GG[ 4 : 1 1](UNIBUS[1:8],UNIBUS1[1:8],W[2]); 
NOTIF1(35,35) 	 F[1:8] (CHANNEL[1:8),UNIBUS[1:8],W[1]); 
NOT 	 U(1:8) (CHANELX[1:8] ,NIBt1S[1:8]); 
WIRE W[1:2] 	NOTEN 	CHANNELX(1:8]; 
TRI CHANNEL[1:8] tNIBtIS[1:8]  UNIBUS1I1:8]; 
INPUT ENABLE SELECT; 
SUPPLY1 VCC; 
SUPPLYO GND; 
The first line of the modelled circuit is the circuit description header. This 
includes the delay scale to be used, the circuit name and a list of all the inputs 
and outputs used by the circuit. After the circuit header has been declared each 
gate element has to be declared independently. Within these declarations the 
gate primitive is specified followed by a rise and fail time delay. This is followed 
by the gate name placed before parenthesis, within which the gate output is 
specified followed by the connected input wires. Finally, wire declarations are 
specified giving the simulator details of what type of wires are used. The 
wire declaration is used not only to connect gate primitives and other circuitry 
together but can also be used as a primitive element in its own right, exhibiting 
both resistance and capacitance. 
Although, the model presented above was sufficient to describe the electrical 
functionality of the DCO21 it could not be used in the simulator to give a complete 
reflection of the operation of the device. The reason for this was the inability 
of Hilo to correctly understand a device with input/output capability and allow 
signals to be driven into apparent outputs when requested. The method chosen 
to overcome this was to use the DCO21 as a primitive itself and making buffered 
wire connections with zero delay to all the terminal connections of the device 
such that when the operating mode of the circuit is selected the alternative 
mode is switched off by the added selectlenable logic circuitry. The Hilo syntax 
is shown in Figure 18 below. 
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Figure 18: DCO21 Model With Added Buffered Circuitry 
CCT BIGT(VEC[1:18]) ; 
DCO21 WEET(SELECT,UNIBUS[ 1 : 8 ),GND,CHANNEL[1:8],ENABLE,VCC); 
AND 	A1(OUT1, NOTSEL, NOTEN); 
NOT A2(NOTEN, ENABLE); 
A3 (NOTSEL, SELECT); 
AND 	AA3(OUT2,SELECT,NOTEN); 
BUF AA(SELECT,VEC[1]); 
BtTFIF1 AB(1:8) (UNIBUSf1: 8] ,VEC[2 :9], OUT2); 
BUFIFJ. AD[1:8](CHANNEL[1: 8 ],VEC[ 10 :1 7 ],OUT1); 
BUF 	AE(ENABLE,VEC(18]); 
WIRE NOTEN NOTSEL OUT1 OUT2; 
WIRE 	SELECT ENABLE; 
SUPPLY1 VCC; 
SUPPLYO GND; 
TRI CHANNEL[1:8] UNIBUS(1:8]; 
INPUT VEC[1:18]. 
3.5.4 Waveform Description For Device 
In order to understand the electrical behaviour of the simulation model stimuli 
have to be given to the model. The waveform description language is used to 
define these stimuli. This requires the inputs to be declared and initialised. 
This is followed by a number of definitions of how a declared wire of interest 
should change in time. The Hilo 3 syntax for the DCO21 waveform is shown in 
Figure 19 below. 
Figure 19: DCO2I Waveform For Simulation 
WAVEFORM DCO2 lATE WAVE 
STIMULUS VEC[1:18] X; 
RESPONSE CIthNNEL[1:8], UNIBUS[1:8]X; 
TABLE (1:14) 	LIONEL[0:17] (1BIN,8BIN,8BIN,1BIN) 
o 00000000 00000000 0, 
O 00000000 11111111 0, 
1 11111111 11111111 0, 
1 00000000 11111111 0, 
1 00000000 11111111 1, 
0 00000000 11111111 1, 
1 11111111 11111111 1, 
3. 11111111 11111111 1, 
0 00000000 00000000 0, 
0 00000000 00000000 0, 
1 00000000 11111111 1, 
1 00000000 11111111 1, 
0 01010101 11001100 0, 
1 11000011 10010011 0; 
TIME BASE-1000; 
INTEGER INDEX 	1; 
Figure 19 Cont'd on next page 
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Figure 19 (Cont.): DCO21 Waveform For Simulation 
10 	BY 1000 REPEAT 14 DO 
0 	VEC[1:18] = LIONEL[INDEX]; 
99 STROBE; 
100 	INDEX = INDEX+1; 
14109 	FINISH. 
After an initial header line the circuit variables are then declared with the 
inputs and outputs both being specified and initialised to the required value. The 
table declaration identifies the number of vectors specified, the channels which 
the vectors are to be assigned to and the output format. The "Time" declaration 
identifies the time base and incremental periods to be used. The final part of. 
the waveform file contains the "waveform clause". This part effectively specifies 
the timing to be used when the vectors are applied and the point in time when 
the outputs of the device are to be strobed. 
3.5.5 The simulation of the modelled circuit 
The completion of both the electrical description and stimuli declarations 
enables the simulation to be done. To observe the results of the simulation a 
specification of the wires to be observed and the times at which these wires are 
to be observed have to be detailed. The simulator operates in either "fault-free" 
or "fault" mode. At this point the fault-free simulation mode was selected. 
This mode was chosen in order to verify that the simulated circuit meets the 
specification originally intended for its operation. 
The simulation of the DCO21 was performed using. Hilo 3 and the output was 
selected to be a detailed capture file. An example of part of the output obtained 
from the DCO21 simulation is shown in Figure 20 below. 
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Figure 20: Data Capture File 
Simulation Data Capture File 
$ DATE 06-OCT-1986 14:11; 
$ CIRCUIT BIGT; 
$ WAVEFORM DCO21ATEWAVE; 
$ DELAYSCALE 9; 
$ )XINDEX 42; 
= X! input VEC(1] Ii 01; 
= X" input VEC[2] Il 01; 
= X# input VEC[3] Il 01; 
= X$ input VEC(4) Ii 01; 
= X% input VEC[5] Il 01; 
= X& input VEC[6] Il 01; 
= X" input VEC[7] Xl 01; 
= X" input VEC[8] Ii 01; 
VEC [18]; 
= X3 unid SELECT Ii 04; 
= X4 wire UNIBUS[1] 12 03; 
= X5 wire UNIBUS[2] 12 03; 
= X6 wire DNIBUS[3) 12 03; 
= X7 wire UNIBtJS(4) 12 03; 
UNIBUS[8]; 
=0< wire GND; 
=X= wire CHANNEL[I] 12 02; 
=X> wire CHNNEL(2] 12 02; 
=X? wire CHANNEL[3] 12 02; 
=X@ wire CHANNEL[4] 12 02; 
CHANNEL[S]; 
=XE unid ENABLE I]. 03; 
1F wire VCC; 
=XG unid OtlTl Ii 08; 
=XR unid NOTSEL Ii 01; 
=XI unid NOTEN Ii 02; 
=XJ unid OUT2 Il 08; 
#0 $STABLE 
#10 0! 0" 0$ 0% 0& 0' 0( 0) 0* 0, 0- 0. 0/ 00 01 02 03 OE OJ lB 11 1G 
#75 OD OC OB OA 09 0? 0> 0= 
$100 1; 1: 19 18 17 16 15 14 $STABLE; 
$109 $STROBE; 
#1010 1* 1+ 1, 1- 1. 1/ 10 11 1= 1> 1? 1A lB 1C 1D 
#1035 04 05 06 07 08 09 0: 0; $STABLE; 
#1109 $STROBE; 
#2010 1! 1" 1* 1$ 1% 1& 1' 1( 1) 13 1J OR OG X; X: X9 X8 X7 X6 X5 X4 ZD ZC 
ZB ZA Z@ Z? Z> Z= 
#2020 1; 1: 19 18 17 16 15 14 
$2075 OD OC OS OA 09 0? 0> 0= $STABLE; 
$2109 $STROBE; 
$3010 0" 0$ 0$ 0% 0& 0' 0( 0) 04 05 06 07 08 09 0: 
$3045 1= 1> 1? 19 1A lB 1C 1D $STABLE; 
$3109 $STR0BE; 
#4010 12 1E 01 OJ Z; 2: Z9 28 27 Z6 Z5 Z4 
$4045 XD XC XB XA X@ X? X> X= 
$4075 ZD ZC ZB ZA Z9 2? Z> 2= $STABLE; 
$4109 $STROBE 
$13010 1! 1" 0% 0' 1( 0+ 1- 0. 0/ 10 11 13 lJ OR Z> Z@ ZA ZB ZC ZD OG X7 X6 
X5X4Z?Z= 
$13020 07 06 15 14 
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The contents of this capture file can be of great use in gaining a full 
understanding of the circuit's operation. This file firstly details all the set-up 
conditions for the simulation file as well as specific information on each of the 
individual wires declared. After these declarations, the timing information 
is presented. At Ons in time the simulator has decided that the circuit is 
stable. iOns later a stimulus is applied to the identified labels from vector 1 
in DCO21ATEWAVE as expected. The output on the hrnnel{1:81 bus occurs at 
75ns with the Unibus[1:81 levels occurring at iOOns. The vector occurrence at 
20 iOns is important in confirming the expected operation of the circuit. During 
this vector a logic 1 is placed on the select pin. This puts the device into the 
state where Unibus levels are to be received so the output is expected on the 
Unibus pins. The additional buffered circuitry added to the DCO21 has made 
the channel pins tristate so that when the vectors[1:8] are applied to the Unibus 
pins the transmission of the logic to the channel bus will be unaffected by logic 
appearing on the channel pins at this time. It can also be seen that the Unibus 
output at this time is placed in a "don't care" state until 20ns later when logic 1 
levels appear on the Unibus pins. The inverted output appears on the channel 
pins 55ns later as expected confirming the validity of the simulation. 
3.5.6 Fault Simulation 
At this point the validity of the simulation has been confirmed and a fault 
simulation could be performed. Fault simulation can be used for the examination 
of the circuit's behaviour under fault conditions, verifying that the generated test 
program will reveal the faults that it was designed to detect or more generally 
for the evaluation of the fault coverage of the test program. The fault coverage 
is a measure of the number of faults detected against the total number of faults 
possible. The default fault set from within Hilo 3 was used to introduce a variety 
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of different fault conditions. A fault is detected at an output wire if the fault-free 
and the faulty simulation both provide a logic 0 or logic 1 and are different. A 
fault is potentially detected if the fault free simulation provides a logic 0 or logic 
1 and the faulty simulation provides an X ("don't care) or a Z ("tristate"). The 
output from the fault simulation is compiled into a diagnostic dictionary with 
the fault coverage being displayed [Hio3 Users Manual]. The fault dictionary 
for the DCO21 is shown in Figure 21 below. 
Figure 21: Undetected Fault List 
START OF UNDETECTED FAULT LIST FROM DIAG LLDIC UPDATED ON 06-OCT-1986 11:26 
OPEN1 DCO21 G[11).3 
OPENJ. DCO21G[10).3 ; 
OPEN1 DCO21 G[9].3 ; 
OPEN1 DCO21G[8].3 ; 
OPEN1 DCO21 G(7].3 .; 
OPEN1 DCO21G[6).3 
OPEN1 DCO21G(5).3 ; 
OPEN1 DCO21 G[4).3 
END OF UNDETECTED FAULT LIST FROM DIAG LLDIC UPDATED ON 06-OCT-1986 11:26 
The undetected faults in this case arose because the structure used to model 
the typical channel configuration for driving into the channel and converting to 
Unibus levels was as shown in Figure 22 below. 
Figure 22: Circuitry Causing Undetected Faults 
CHANNEL I 
W21 
UNIBUS [1: 8] 
This configuration was used to meet the specified operation of disabling the 
driver and tristating the receiver when a logic high is placed on the enable. 
The cause of the undetectable fault is the fact that uthbusl[1:8] is the output 
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of the NAND gates before being buffered. The unibusl[1:8] wires however, 
have no path to any of the output wires given in the waveform specification. 
Therefore there is no way to distinguish between an open circuit on any of the 
channel[1:8] wires before the NAND gate or an open circuit on the unibusl[1:8] 
after. The NAND gate cannot therefore be properly tested. This would indicate 
that this part of the circuit was not fabricated as suggested in the typical channel 
configuration or model. It is much more likely that in order to achieve this 
condition an open output collector was used on the device which could be used 
to disable the output as required by disconnecting the load, and the output 
transistors connected to VCC and GND could be switched off to achieve a tristate 
condition. 
3.5.7 Automatic Test Generation For Test Vehicle 
The main objective of test generation is the creation of a set of test vectors, 
consisting of a set of logic levels at the input together with the expected logic 
levels on the outputs, which will expose any internal node which is behaving 
unexpectedly by an erroneous output. The method used for creating a set of 
test vectors is to use the generated circuit without faults as the basis for the 
simulation. Faults are then introduced and the necessary inputs required to 
generate a fault at the output are evaluated. In this way each test vector can 
be used to identify a circuit fault minimising redundancy during test. The only 
problem with this method, in common with most other test generation methods, 
is the inability to find faults where nodes are not exercised. A measure of this 
problem is given by the figure generated for the fault coverage of the generated 
vectors. The initialisation procedure, where all the input and output wires and a 
skeleton waveform is provided, can be used to assist the tst generation process 
by fixing certain stimulus values at specified times. Skillful declaration of the 
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skeleton waveform is required to m aximise fault coverage and testing efficiency. 
The me generated for the DCO21 when the test generation facility was invoked 
within Hilo is shown in Figure 23 below. 
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The skeleton waveform used was for simplicity the same as that generated 
for the fault free simulation. The generated output firstly specifies all the pins 
where stimulus are applied or responses expected and the definition of the type 
of the pin (* denotes input, @ denotes output and # represents an input/output 
pin). 
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An analysis of the vectors themselves gives some insight into the generation 
process. Firstly, it should be noted that the test coverage and overall 
performance was identical to the hand generated vectors copied from the test 
program for the original simulation, with less than half the number of vectors 
being used. The expected output states are also given as part of the test 
generation making this output file extremely valuable to test engineers in the 
generation of test programs for the automatic test equipment chosen for testing 
the device once it has been fabricated. The main task for the test engineer 
therefore becomes one of reformatting the generated file for the tester of interest 
rather than creating a new pattern set. It can also be seen that each vector is 
being used to test a specific part of the circuit's operation. If each of the six 
vectors is considered in turn then it can be seen that the first vector is being used 
to check that when logic zeros are driven onto the channel bus that logic highs 
appear on the Unibus. The next vector drives the complementary state onto 
the channel and expects logic lows on the Unibus pins. The mode of operation 
is changed on applying the third vector with that vector and the fourth vector 
verifying that logic can be driven into the Unibus pins and evaluated on the 
channel pins. The final two vectors verify that the outputs are set to the high 
impedance state ('Z') when the enable pin is set to a logic high regardless of what 
is being forced onto the select pin. There are therefore no redundant vectors in 
this generated pattern. 
The other output possible from the fault simulator was a histogram of all the 
available information such as when the selected faults are dropped and the 
fault coverage of the test vectors. The output histogram generated from the 
DCO21 fault simulation using the automatically generated test vectors is shown 
in Figure 24. 
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Figure 24: Histogram Of Fault Coverage 
Faults Dropped - Percentage Cover Table (Cumulative Cover) 
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This histogram together with the list of faults dropped at each test gives the 
user details of how effective the testing strategy has been and the existence of 
redundancy in the test vectors applied. 
This completed all the development work on the DCO21 within the simulator 
environment and the task now became the extraction of the vectors from this 
package for use on real devices 
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3.5.8 Reformatting Of Hilo Generated Test Vectors 
This task was left to Mime to generate an intermediate test vector format 
suitable for Raith to download into the HP8175A pattern generator. The 
intermediate format file generated for the DCO21 is shown in Figure 25 below. 










This file contains the timing information associated with the device and all 
the required stimulus information. Another file contained the expected output 
information and all the pin names of the device. 
3.5.9 Operational Verification Using E-Beam Testing 
The device was then placed within the electron microscope and exercised as 
suggested by the test generator, in order to confirm that the operation of a 
functional device was the same as that predicted by the simulator. The obtained 
results showed that the predicted model and the actual circuit have the same 
fiinctionality. This exercise therefore proved the feasibility of using a simulation 
package to model a circuit's behaviour and automatically generate vectors to 
confirm the operation of the device once fabricated. 
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3.5.10 Future Work 
Although this work was purely carried out to establish the feasibility of 
performing the debug of actual devices using simulation information as an aid 
there are many avenues, out with the scope of this research work, which could 
be explored further and could prove very fruitful. In particular, an opportunity 
exists in the use of the fault simulator. In the case of the DCO21 the default 
fault conditions were used as the model. The user can however, specify failures 
of interest. The possibility of identifying a potential fault on silicon and verifying 
that the circuit would in fact produce similar results if this fault was modelled 
in the simulator would confirm the suspicion that the fault had been found 
or indicate that further investigation would be required to identify the fault 
condition. Another area which would prove useful to investigate would be the 
introduction of a complex computer algorithm, perhaps based on an expert 
system, which could take the actual outputs obtained from a failing device 
and feed that information back into the simulator. The simulator would then 
identify from the information that it had been given., and in conjunction with 
the diagnostic dictionary, the most likely cause of failure necessary to produce 
the output conditions specified. The simulator would therefore be matching 
a signature for a given fault on silicon with the most likely set of conditions 
required to create such a fault condition giving the failure analyst a significant 
aid to the debug process. 
3.6 Testing Strategy For this Prototype 
Digital Equipment in Scotland is responsible for the assembly and test of 
integrated circuits. Therefore the main application of the developed electron 
beam test system is in the failure analysis of production devices. In order 
to provide a technique for the functional analysis of advanced devices, a 
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testing strategy was developed. Figure 26 shows a typical process flow which 
incorporates this strategy. 
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Figure 26: Functional Failure Debug Flow 
FUNCTIONAL FAIL DATALOGGED 
DATALOG ANALYSED 
FAIL ELECTRICALLY VERIFIED 
MINIMISE TEST VECTORS 
FOR RECREATION OF FAIL 
DEVICE DEL IDDED 
VISUAL INSPECTION 
PASS IVAT ION REMOVAL 
DEVICE RETESTED 
ELECTRON BEAM TESTING 
RESULTS 
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Firstly, the failed integrated circuit is categorised in a bench test set-up using 
a pattern generator and a logic analyser. This allows the failure condition to 
be verified. After this verification has been achieved the number of test vectors 
required to exercise this failure mode is minimised. This helps to nisximise the 
duty cycle of the beam when the evaluation in the electron beam test system is 
performed, and increases the signal to noise ratio. 
Typically the next stage is the removal of the passivation layer ( S13 N4) using 
a plasma barrel etcher. This provides a dry etch by creating a plasma of Oxygen 
and Fluorine ions which attacks the S1 3N4 layer. Although, it is possible to 
perform electron beam testing on passivated specimens, the process is simplified 
if the final layer passivation is removed. This process would not be performed 
at this stage if there was only one failing device available and the electron beam 
testing would proceed on the passivated specimens. If the integrated circuit's 
passivation layer has been removed the device must again be electrically verified 
to ensure that the failure mechanism still appears at the same point of its 
operation, with the same characteristics. If the device's characteristics have 
altered then it is important to ascertain whether this was due to a shift in the 
operating parameters of the device or due to other failures induced. If the latter 
is the case the testing could not proceed and another failing unit would be sought 
and tested, without the removal of the passivation layer. 
The integrated circuit is then placed in the device chamber of the electron beam 
test system and suitable device connections made between the input/output pins, 
the device exerciser and the logic analyser. The device is again exercised in this 
environment in order to ensure that the failure merKanigm can still be recreated. 
Before the analysis process can begin the electron beam test system has to be 
set up with the correct choice of operating parameters. The first parameter set 
is the acceleration energy of the primary electron beam at 1kV. This energy level 
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will allow the device to be irradiated with negligible risk of device damage [Thcci 
et al 19831. The current in the electron probe is measured using a Faraday cup 
placed at the edge of the specimen holder. The voltage contrast system is then 
triggered and a suitable duty cycle set on the basis of the event cycle time and 
the repetition time of the pattern used to exercise the device. The beam testing 
system is checked for conjugate blanking. This ensures that the displacement 
of the spot on the specimen to be kept to less than 0. 1pm while the deflection of 
the beam at the final aperture is approximately 200pm. This is effectively done 
by fixing the crossover of the C2 lens and the conjugate focus of the C3 lens 
within 0.1mm of the centre of the blanking plates. [Cambridge Instruments 
19861 The spectrometer, is then checked with the characteristic S-Curve being 
viewed. In this mode the filter voltage is ramped from +25V to -25V and the 
resulting current which reaches the detector displayed. 
At this point the electron beam testing system has been fully set-up and the 
testing itself can now be performed. The first requirement is the localisation 
of the failure block within the circuit. Typically Stroboscopic Imaging, often 
coupled with Logic State Mapping, is used to identify the first occurrence of 
internal differences in logic states. This would tend to happen well before the 
fault condition is propagated to the output pins. The voltage contrast system 
is then switched to the waveform mode and voltage measurements made on 
the conductors concerned with the failing internal events. Throughout this 
process the outputs are monitored by the logic analyser to ensure that the device 
continues to function in the expected manner. The results obtained enable the 
failure analyst to identify the internal propagation of the fault and ascertain the 
part of the circuitry from which the fault is being emanated. 
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Once the failure mode has been found it is then the role of the analyst to use 
other techniques available to identify the failure mechanism. This process will 
be discussed more fully in the chapter on case histories. 
3.7 Limitations In Prototype Implementation. 
There were a number of major limitations in the developed prototype system. 
This section considers each of these major limitations and highlights their 
implications. 
3.7.1 Knowledge Required For Successful Debug 
Firstly, the analyst required a thorough knowledge of the operation of a 
scanning electron microscope, device testing strategy, electron beam testing 
techniques and device fabrication and design in order to obtain the optimum 
results. 
3.7.2 Set-up Time 
The set-up time of the equipment was also very lengthy. Although a link had 
been developed to the Hilo database this did not encompass even a fraction 
of the device types tested, with the simulations either not being available or 
the simulations being done on another type of simulator. Therefore the vectors 
tended to be compiled manually on the Microvax in the absence of networked 
testers. The set-up of the scsnning electron microscope was also lengthy with 
much time and effort being required to optimise the performance of the electron 
optics and beam blanking circuitry. 
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3.7.3 Performance of secondary electron detector 
The operation of the secondary electron detector as seen in the S-Curves 
obtained was often unreliable with the performance being very susceptible to 
local field effects and poor collection efficiency. The detector's performance 
was also very poor on passivated specimens. The performance of the detector 
confirms the results of the analysis done by Khursheed (1983) on modelling 
the effect of surface field on this detector. This work predicted that the linear 
retarding field of the Feuerbaum detector would have poor accuracy when 
making voltage measurements on conductors separated by a small gap. 
3.7.4 Comparison of Results 
As the operation being supported by the electron beam test system is mainly 
that of final test, there is often only a limited knowledge of device's operation 
available. Therefore, one of the most powerful tools available to the analyst is 
the comparison of a known good device with that of the device under test. The 
developed prototype system provided only a limited storage facility of a number 
of waveforms on the voltage contrast system. There were no means however, of 
storing dynamic voltage contrast images. 
3.7.5 Failures at Temperature 
No method was provided for the temperature control of the device under test 
in the scanning electron microscope chamber which precluded the analysis of 
device failures that only failed at certain temperatures during the final test 
process. There was also no method for quickly accessing the same points on 
different devices through control of the motorised stage. 
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3.7.6 Poor Signal Integrity 
The cabling environment of 100 PTFE twisted pair cables used in conjunction 
with a flexible patch box resulted in a poor integrity of signals reaching the device 
under test at operating frequencies above 10MHz. This resulted, in many cases, 
in an inability to test devices at speeds approaching the maximum operating 
frequencies for the particular device. The poor cabling environment also led to 
an undesirable loading being placed on the devices. The cabling environment 
had a characteristic impedance of approximately 105ohms. The drive capability 
of the pattern generator was such that it could not supply many devices with 
enough current to maintain the 3V swing between the high and low of the bipolar 
parts before going over-current and shutting down the output from the pattern 
generator pods. Series resistors therefore had to be introduced which would 
allow the device to be supplied with logic levels that just met the specification 
for a- logic high and a logic low. The conclusion drawn from utilising this set-up 
led to the belief that although this environment could often allow the evaluation 
of gross functional fails, the chances of analysing marginal problems either at 
speed or temperature were remote. 
3.7.7 Pattern Generation Capability 
The majority of the devices tested at Digital in Ayr are known as cerquads or 
leadiess chip carriers (LCCs). The commonly used package types have 44,68 and 
84 pins. Therefore an obvious limitation exists in the capability of the Hewlett 
Packard HP8175A pattern generator in that it has only 24 channels of pattern 
that it can force into the device under test. In some cases this can be adequate 
but clearly more pattern ch annels would be desirable if the analyst is attempting 
to duplicate the test environment in exercising the device. Possibilities existed 
allowing the purchase of another pattern generator which could master/slave 
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with the original pattern generator. This approach would have provided a short 
term solution but was felt to be ill advised from a longer term point of view 
as this would have given a maximum channel width of 48 channels with only 
1024 pattern depth behind each pin. This specification would barely meet the 
requirements of a bench tester to exercise today's technologies without even 
considering the emerging technologies. This approach to pattern generation in 
a laboratory environment had become virtually obsolete. 
3.8 Improvements Needed and Performed 
The prototype environment had proved the capability of an electron beam 
testing system in the evaluation of functional failures. In order that a 
developed system could be introduced into a manufacturing operation there 
were clearly a number of aspects of the system's performance which required 
to be enhanced. In general terms, the main limitations which would affect the 
acceptance of an electron beam testing system in a manufacturing environment 
was the requirement for extensive use of skills in the control of the scaiining 
electron microscope, voltage contrast system, device exercising and testing and 
a thorough knowledge of the device's operation. 
3.8.1 Full Computer Control Using Workstation 
Firstly a program was embarked upon to simplify the number of individual 
systems that had to be controlled by the analyst. In order to achieve this a 
colour graphics Workstation, the Vaxstation II/GPX, was purchased on which 
development work could be done. The first development was to introduce full 
control of the computer on the voltage contrast by the Vaxatation using IEEE-488 
controL This allowed all modes of operation to be selected at the console port of 
the Vaxstation thus eliminating the requirement for user interaction with the 
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voltage contrast system itself. In order to complete the remote control of the 
system's operation, Leslie and Mime introduced stepper motors to control the 
choice of pulse width and time/division on the waveform display. A custom link 
was also designed by Nye which allowed the uploading of the dynamic voltage 
contrast images from the Lintech image processor to the Workstation for display, 
comparison and future processing if required. Leslie developed a capability 
to upload the voltage contrast waveforms from the voltage contrast system to 
the Vaxstation using the IEEE-488 link. This work resulted in all aspects of 
the voltage contrast system's operation to be performed from the workstation's 
console. 
3.8.2 Effective supply of device stimulus 
The effective obsolescence of the Hewlett Packard HP8175A pattern generator 
with its 24 channels, 1024 bit pattern depth and poor signal generation 
determined that an alternative, more reliable method for exercising the device 
under test had to be established. The ideal solution to the problem was 
considered to be the incorporation of an automatic test system commonly used 
in the manufacturing operation. This would not only allow the emulation of the 
conditions under which the device failed but would in fact provide duplication of 
that environment. The logistics of actually doing this proved to be too difficult. 
In particular, the physical size of the tester would have provided obvious 
problems in accommodating this solution. Furthermore, physical connection 
of the device under test to the test head would have proven virtually impossible 
within the confines of the chamber size available in the Cambridge Instruments 
250MK3 scanning electron microscope. Much work would have been required if 
devices from other testers were to be tested as individual fixtures would have 
to have been manufactured for each device type. Finally, the capital cost of an 
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automatic test system is such that it would not have been cost effective to employ 
it in a laboratory environment. An improved bench tester set-up was therefore 
considered to provide the best option available. 
After evaluating the market generally and the Hewlett Packard and Tektronix 
product ranges in particular, the most complete solution was offered by the 
Tektronix DAS9200. This is a digital analysis system which can be increased 
modularly to 1008 pattern generation channels at 50MHz, 540 acquisition 
channels at 20MHz, 384 acquisition channels at 200MHz or 160 channels at a 
full 2GHz. The system purchased contains a 16 channel algorithmic pattern 
generator with a 1K pattern depth and two 32 channel sequential pattern 
generator modules, each with an 8K pattern depth . Therefore, a total of 80 
stimulus channels have been provided. 
One of the attractive features of the pattern generation system is that the signal 
is not supplied from the output pods themselves but each of the eight channels 
contains the drive circuitry which supplies the device under test within the 
"podlets". These "podlets" are situated at the end of each individual channel. 
Therefore, there is no additional cabling between the pattern generator and its 
output which can degrade the signal at the output. The only cabling contributing 
to signal degradation is that used in supplying the device under test from the 
pattern generator with the microscope's chamber. 
As the electron beam test system itself is effectively a "global logic analysis 
system", the purchase of a high performance logic analyser was considered an 
unnecessary luxury. Therefore, a 60 chninel, 20Mhz logic analyser card was 
purchased for the purpose of monitoring of device outputs. 
The final option purchased was an IEEE-488 module to allow full control of the 
DAS9200 from the Vaxstation environment 
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3.8.3 Cabling Environment 
The next areas of improvement required was the upgrading of the cabling 
environment. The specification of the system required that devices had to 
be tested at operating frequencies of up to 50MHz. After investigating the 
possibilities the best cabling type to meet this specification would be coaxial 
cable. The majority of coaxial cable types have PVC insulation and tend to be 
several millimetres in diameter. This type of coaxial cabling would therefore 
be unsuitable for applications in a scanning electron microscope chamber. A 
company named Chaben cabling was identified however, as a source who could 
supply micro-coaxial cable with PTFE insulation. This provided an ideal solution 
to the cabling problem. Each cable has a 50 ohm characteristic impedance and is 
of equivalent diameter to a standard strand of insulated wire. The cabling was 
inserted into three 64 way carrier blocks giving 32 signal paths and 32 grounds 
on each block. 
3.8.4 Feedthrough Plate 
A further problem to overcome was the manufacture of a feedthrough plate 
which would allow the connection of the pattern generator on one side and the 
Chaben coaxial cable inside the vacuum on the other. The manufacture of this 
plate was done by arranging a 9 X 12 matrix of holes of 0.1" pitch on a mild 
steel plate. Six blocks of nine pins wide and two deep were sealed into the plate 
using epoxy. During the manufacturing the plate was heated up to about 373K 
to create a better flow of epoxy into the holes. The epoxy was allowed to cure 
in a vacuum for 24 hours to eliminate air bubbles. The vacuum possible with 
this first plate was approximately 8 X 10E-5 torr. Although, this was a workable 
vacuum the plate was clearly showing signs of leaking when tested with Arkione. 
An improved plate was manufactured by Leslie using the same manufacturing 
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process as Levy but the area where the header pins were placed on the plate 
was milled down to allow more epoxy to be used in the selling of the header 
block. The plate when tested reached a vacuum approximately ten times better 
than the original Levy version whilst showing no evidence of leaking. This plate 
was therefore utilised as the feedthrough plate for the electron beam testing 
system. Finally, a guard was placed around the pins to protect the pins against 
accidental damage. 
3.8.5 DUT Boards 
Printed circuit boards which would allow the device under test (DUT) to be 
connected to the header blocks were designed. The manufacturing of these 
boards for 44 and 68pin cerquad packages was performed by Oxford Instruments. 
Each board had a socket for the device placed in the centre with tracks leading 
to a 64 way block on three sides of the printed circuit board. 
3.8.6 Temperature Controller 
Commercial temperature control equipment was also purchased allowing a 
device to be fully tested from 273K to 373K. The controller itself could also be 
set using the IEEE-488 bus on the Vaxstation. The utilisation of this equipment 
allows the problem of identifying marginal temperature fails to be overcome. 
3.8.7 Power Supplies 
Two IEEE-488 programmable power supplies were purchased. These supplies 
served two purposes. Firstly, the pattern generator output pods have their levels 
set by the supplies and secondly the device under test needs a supply to operate. 
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The writing of software drivers, allowing the control of each of these supplies 
from the Vaxstation, was done by Mime. 
3.8.8 Computerised Stage 
Remote motorised stage and beam control movement were provided by a custom 
]ink designed by Mime and Leslie. This link was established by creating an 
interface card which would allow the correct handshaking of commands between 
the DMA card on the Vaxstation with the motorised stage controller. The 
repeatability of the movement of the stage is governed by the stepper motors 
on the stage itself. With a routine to correct for backlash in the mechanical 
stepper motors incorporated into the software for the movement of the stage, a 
repeatable performance of beam positioning could be achieved with a mncimum 
error of 10pm from the point of interest. 
3.8.9 Cad Layout 
Digital's proprietary Megan Cad layout system was introduced as an aid in the 
electron beam testing debug process. This allowed the design layout information 
to be used in conjunction with the device schematics and the engineering 
specification of the device. The engineering specification is used to understand 
the device's operation, points of interest can then be identified on the schematic 
and this schematic information can then be used to identify the same point on 
the layout database. As this layout information is used to create the masks 
which are in turn used in the wafer fabrication process, a direct correlation 
exists between the relative position of the point of interest on the design layout 
database and that point on the device under test. 
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An algorithm was written to allow the layout database to output the selected 
coordinates of interest to a "mailbox" and conversely allow coordinates and 
other data to be read in from the "mailbox" for the selection of the position 
of interest and the magnification scale of the display on the Workstation. There 
are two major uses of this information. Firstly, it can be used for the selection 
and storage of important points on the device of interest and the creation of a 
database of this type. Alternatively, the information can be used to communicate 
the current coordinates between the computerised stage and the layout database 
in both directions thereby locking the position of the stage to that of the displayed 
layout and reflecting any changes in the position of either with movement in the 
other. 
3.8.10 User Interface 
A description has already been given of many of the individual software features 
which have been developed to simplify the task of successfully operating within 
an electron beam testing environment. All the software tools were resident on 
the host Vaxstation which controlled the electron beam tester and communicated 
over Digital's network to design and test databases. Rather than use each of the 
tools independently it was far more prudent to amalgamate the software tools 
into a user interface which could control all the developed software, communicate 
with the relevant equipment and provide a single operating environment for the 
user. The specification for this interface was developed by Levy and Mime. It 
was based on the use of icons which on selection exploded to application windows. 
The seven applications which would be developed were as follows:- 
Voltage contrast system operation 
Power supplies and temperature control 
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Image processing algorithms and control of image transfer 
Tektronix Das 9200 control 
Motorised stage control 
Terminal utility option 
Cad layout database 
The software was developed by Leslie, Levy, McKeating, McKenzie and Milne 
and written in C and Pascal. Levy was responsible for the creation of the 
image processing algorithms, which will be described in a later chapter, and the 
terminal emulator option. An example of this interface in operation is shown in 
Figure 27 and Figure 28. 

















































3.9 Test Interface 
3.9.1 The Advantest Tester 
One of the major development tasks in the configuration of an electron beam 
test system was that of generating a meaningful supply of stimulus to the device 
under test. There were two particular options available. The first option was 
to expand the simulator interface established using Hilo to cover the simulator 
types used on all devices potentially requiring debug. The other option available 
was to convert the test vectors, from the automatic test equipment used in the 
electrical testing of the devices, to the format required by the Tektronix DAS 
9200 pattern generator. The chosen option was the conversion of the test vectors 
mainly because the vectors themselves had generally originated from a simulator 
and fault verification would be easier if the fault could be directly correlated with 
a known vector. 
The test system chosen to develop the interface between the tester and the 
electron beam testing system was the Advantest T3341 VLSI Test System. This 
tester system is an extremely flexible test system which provides the ability to 
change any one of the 16 timing sets dynamically during the functional test 
pattern. Therefore, for example a logic high could be delayed from the master 
clock by 25ns and held high for lOOns but on the next occurrence of a logic high 
the roles could be reversed with the pulse delay being lOOns and the pulse width 
being 25ns. 
The multiplexing of test pins doubles the basic 40MHZ capability to an 80MHz 
capability. The multiplexing involves the use of two tester channels to exercise 
and/or analyse one pin on the device. The two t,bsnirteIs are connected together 
using a relay. During, one half of the test cycle the tester is forcing or sensing 











from one of the channels before the relay is switched to the other channel for 
the rest of the cycle. This operation is shown in Figure 29 
Figure 29: A Multiplexed Pin 
Comparator 
Pattern 
The T3341 can be configured with up to 256 110 pins with an overall thning 
accuracy of +1.700 pa. There are also up to 40 independently programmable 
clock/strobe tining edges assignable to any pin. There are also a number of 
different formats assignable to the input pins. The diagram in Figure 30 shows 
how the various formats which can be applied to the input (or 110) pins relate to 
the pattern file. The tester provides three edges which can each be individually 
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set in the timing set decelerations. There are four ACLK edges which can each 
be delayed up to a n"rinium of two periods from the master clock. The BCLK 
and CCLK edges are related to each other in so far as the BCLK again sets the 
delay from the master clock but the CCLK although specified in the same way, 
determines how long the logic high or logic low lasts during the NRZB, NRZC, 
NRZBC, NRZCB, RZO, RZX, XOR and complimentary formats. There can be 
up to eight BCLK and CCLK edge specifications in each of the sixteen possible 
timing set declarations. 
The T3341 test system was connected to a networked Vaxstation allowing easy 
access to the test programs and test data. The link of the electron beam test 
system to the network therefore would complete the overall electron beam testing 
environment as originally specified in the conceptual design of the system. 
Another major reason for choosing the Advantest tester over other testers was 
the fact that this was the tester where much of the advanced testing over the 
next five years was scheduled to be done. 
3.9.2 Software Conversion Specification 
Although from a test engineer's perspective the T3341 is an extremely 
flexible, advanced modern tester which copes admirably with the majority of 
today's testing problems, it was this inherent flexibility of the system which 
presented severe problems in the generation of suitable vectors for stimulating 
the device under test within the electron beam test environment. In order 
that the Tektronix pattern generator, which supports eight times as many 
NRZ formats as RZIR1 formats and has no provision for changing tiniing 
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specifications dynamically, could be used to emulate the tester environment 
certain compromises had to be made. 
The first step in carrying out the conversion of the test program was the 
generation of a specification for this task. This was detailed by Levy, who was 
responsible for the extraction and conversion of all the relevant information from 
the test programs, and McKeating who was responsible for the down loading of 
all the data relevant to the Tektronix DAS 9200 from the Vaxstation host which 
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controlled the DAS. It was decided that two files would be generated by Levy. 
The first, a format file, would have the information as shown in Figure 31 
Figure 31: Format File Specification 
line 1: { version no of conversion software and date and time of output) 
line 2: no of NRZ channels 
line 3: no of output channels 
line 4: Cycle time of vectors 
line 5: POD 1 - delay of pod 1 in xis - Pin numbers assigned to pod 1 
line 6: POD 2 - delay of pod 2 in xis - Pin numbers assigned to pod 2 
line 7: POD 3 - delay of pod 3 in ns - Pin numbers assigned to pod 3 
line 8: POD 4 - delay of pod 4 in ns - Pin numbers assigned to pod 4 
line 9: POD 5 - delay of pod 5 in ns - Pin numbers assigned to pod 5 
Specification of remaining pods if they exist in following lines. Pin 
specifications if the pod declarations are complete :- 
line 10: Pin name of POD 1 channel 0 - Pin Number - Channel delay 
line 11: Pin name of POD 1 channel 1 - Pin Number - Channel delay 
line 12: Pin name of POD 1. channel 2 - Pin Number - Channel delay 
line 13: Pin name of POD 1 channel 3 - Pin Number - Channel delay 
line 14: Pin name of POD 1 channel 4 - Pin Number - Channel delay 
line 15: Pin name of POD 1 channel 5 - Pin Number - Channel delay 
line 16: Pin name of POD 1 channel 6 - Pin Number - Channel delay 
line 17: Pin name of POD 1 channel 7 - Pin Number - Channel delay 
line 18: Pin name of POD 2 channel 1 - Pin Number - Channel delay 
Specification of remaining pins if they exist in following lines. 
Output specifications if the pin declarations are complete. 
line 19: Pin name of output 1 - Pin Number 
line 20: Pin name of output 2 - Pin Number 
line 21: Pin name of output 3 - Pin Number 
line 22: Pin name of output 4 - Pin Number 
The format file would be generated by Levy and used by McKeating in assigning 
the pattern generation channels of the Tektronix DAS 9200. 
The second file specification created was that of the vectors file. This file 
specification is shown in Figure 32 overleaf. 
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Figure 32: Vector File Specification 
line 1: { version no of conversion software and date and time of output} 
line 2 : 0001O1O1O1O1HLXO1O1001O1O10000001111111111000000)000000000C 
line 3 	iOiiOiOlOiOlILXOlOiOO101OiOiilllOOOOiiiiliiOOOOO)DOOOOOOC 
line 4 1O11O1OLO1O1HLXO1O1001O1O1O111000111111O11100000XHLXi00000C 
line 5 : O11O1O1O11LXHLXO1O1001O1O1OI11111111111111100000HH)000cXHXX 
line 6 : ].Ol1i101OiOlILXOlO1OOlOiO1011iliiiillli1lliOXOOO)H.XDocLL)OC 
line 7 - : rest of vectors. 
The vectors file would contain a comment followed by lines containing the 
vectors each ordered in the same manner specified in the format file. The last 
columns specify the outputs. The logic levels possible for an input pin were a 
1 for a logic high a 0 for a logic low and an X for a 'don't care' or tristate. An 
input/output can take all the same levels as the input pin together with an H 
to signify an output logic high or an L for an output logic low. An output pin 
obviously looks the same as an input/output pin without being able to force a 
logic 1 or logic 0. 
3.9.3 Test Conversion implementation 
The language chosen to program the conversion from tester format to 
Levy-Mckeating DAS format was VAXC. The device chosen to develop the 
conversion software on was a video processing chip (VIPER). This device is a 
proprietary Digital device used in workstations and terminals. It is a 68 pin 
cerquad device using advanced CMOS technology. This device was chosen, in 
preference to other devices, because of its complexity. This complexity results in 
a test program which utilises virtually all the advanced features of the T3341 
test systems. In particular all but two of the format specification pins are used 
and many of the tester channels are multiplexed. 
The test system compiles three distinct source files to produce executable code 
for the testing of the device. The first is the main test program which specifies 
all the set-up, timing and other general testing parameters for the tester. The 
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second is the socket file which contains the pin names of the device and assigns 
the tester channels to these pins. The third file is the pattern file which contains 
all the vectors for the device under test as well as information on the ordering 
of channels within each of these vectors. 
The conversion software firstly reads in the pin names, pin numbers and tester 
cha nnel numbers from the socket file. The order of the vector channels is then 
extracted from the pattern file and a structure of these ordered channels is 
created in the correct order. The structure is a means of storing related pieces of 
information in adjacent locations in computer memory for easier manipulation 
and access when required. In this case it is the pin names and pin numbers 
which are stored in the structure. 
The next consideration was the breaking down of the global pinlist assignments 
allowing each pinlist to be related to the individual pins contained within the 
list. This was necessary because the pins are often not referred to implicitly 
within the test program but are in fact represented within pinlist declarations. 
For example a group of pinlist declarations can be generated in the test program 
as follows:- 
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PINLIST IDBS = IDO-7 
PINLIST DIOBUS = DIOO-15 
PINLIST SGINP 	= SCROLL, CS, PHI2, PHIl, TESTO-1, S 
ALPHA, SYNC, RDWRT, MA.NIN, LTCLK 
PINLIST VIDBUS = VIDO-3 
At a later time in the program the following statement declaring DIOBUS may 
occur:- 
DIOBUS = IN1,RZO,OUT1,STRB1,BCLK9,DRE,IL1,VT1,MUx 
The breaking down of the global pinlist allowed each of the pins DIOO, DIOl, 
D102.. .15 to be related to this piniist declaration. 
The format and clock type used were then extracted from declarations similar 
to that of DIOBUS for example. In that particular case RZO and BCLK9 would 
be extracted and included in the structure of pin names and numbers already 
created for DIOO, DIOl, D102... 15. In some cases a declaration is made relating 
to a particular pin for a particular AC timing test for example but is then changed 
before the functional testing begins. In this case the current formats and clocks 
are compared with the previous declaration and if any changes have been made 
the user is interactively asked to input the more relevant for functional testing. 
A similar approach to the problem of extracting format and clock specifications 
was considered and implemented for the timing information before being rejected 
as cumbersome. The reason for this rejection in the case of the timing 
information was the number of multiple declarations requiring user input and 
the use of variables in the declarations. For example in the case of the DC502 
there is a slow functional test initially which specifies all the timing edges at 
half speed. Also there are declarations using the variables LFCYC and LSLWC 
which have been declared as 75ns and 150ns elsewhere previously. It was for 
these reasons that it was decided to read in the tiniing set information from a 
ifie which had been previously generated by the user. This information could 
either be evaluated manually by searching through test program or could be 
got as an output from the tester if requested during test time. The timing 
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information, as already explained, can use any one of sixteen timing sets during 
the functional test. The Tektronix DAS 9200, however can only cope with one 
timing set effectively, so it is left to the user to amalgamate the sixteen timing 
set into one specification for each of ACLK1-4, BCLK1-8 and CCLK1-8. This 
is one of the compromises mentioned that has to be made in the conversion 
software. 
At this point all the relevant information., apart from the vectors themselves, 
had been extracted from the test program. The channels were then assigned to 
pods. This was done by looking for pins with the same clock declarations first 
because that typically meant that input and I/O busses would be kept together 
on the pods making for easier correlation during electron beam testing. After 
the pods had been assigned with pins which had the same clock the delay of each 
of the pins assigned to pods was evaluated. The pod delay possible on the DAS 
was ±5ns and the individual channel delay on each of the eight NRZ channels 
on the pod was also ±5ns. This was in contrast to the tester delay where a delay 
of up to two channels was possible. The division of each tester vector into three 
Tektronix DAS vectors had distinct advantages both in the solution of this delay 
problem and in the outputting of formatted tester data to NRZ DAS pods. The 
cycle time of the chosen DC502 device is 75ns. An example of how the delays on 
the DAS was worked with the test vectors of the DC502 is shown in Figure 33. 
System Development 79 
Figure 33: The Possible DAS Delay Scales For The Viper 
Tester - 	 Tester - 
Q 
Vector 1 Vector 2 Vector 3 Vector 4 Vector 5 Vector 6 
Range Of Possible Vues For DAS in 
Given this idea of splitting up the period into three individual periods combined 
with the offsetting of the vectors on the pattern generator where required, the 
clock delay from the tester could be achieved, in this case, within a ±5ns error. 
It was deemed to be a reasonable to assume that as long as the occurrence of the 
signal to the input occurred in the correct sequence during the correct phase of 
the master clock then the device would operate as expected in the vast majority 
of cases. This would be confirmed during the bench testing phase of functional 
debug. 
The pods were then arranged into the most sensible order with the lowest 
numbered pins being assigned to the first pods. Once this had been done the 
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pins with clocks that have only been declared once were added to the empty 
slots on pods which were compatible with the specified delays of these clocks. 
The information required by the format file was completed at this point and 
the format file is output. 
The vectors from the pattern file were now read into the computer's memory. 
Each vector was mapped onto three DAS vectors and the vectors were offset by 
a specified amount to account for ch annel delays as already mentioned. The 
DAS vectors were then evaluated on the basis of their tester format. The NRZ 
channels for example were a direct copy of the Takeda vector in triplicate and 
with the specified delay extracted from the tester. The RZO channels however, 
which represent a "return to zero on a logic high" were interpreted in the 
three vectors as either a logic low followed by a logic high and logic low or 
any combination of that sequence. This sequence depended on the pulse width, 
dictated by the difference between the BCLK and CCLK, and the pulse delay, 
dictated by the BCLK. The other formats were basically variations on these 
two themes. Each input and I/O channel were handled in turn in the sequence 
dictated by the pod assignments. Finally, the output channels were handled 
to complete the Tektronix DAS vector file. This file was then output allowing 
McKeating to utilise both the format and vector files for down loading to the 
DAS as originally specified. 
The tester's ability to multiplex channels together to double the effective 
stimulus rate to the device under test was handled in a similar way in the 
Tektronix DAS environment. The two tester channels were down loaded as if 
they were in fact two separate channels on the device under test. The load 
board containing the device socket however, had the two channels physically 
connected together instead of using relays to switch between the two channels 
as implemented in the tester environment. The only precaution that had to be 
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taken was to ensure that the two connected channels were not forcing opposite 
states at the same time by making one channel tristate while the other channel 
is forcing a logic state. 
The test converted output program is included in Appendix 1. 
The problems with the secondary electron detector and the resulting solutions 
will be discussed more fully in a later chapter. 
3.10 Future Work 
The enhancements possible for the developed system relate to the external 
interfaces available. Firstly, interface software allowing test vectors to be 
extracted from alternative systems could be written allowing a wider range of 
advanced products to be debugged. Another approach, already mentioned, would 
be to expand the simulation interface for the same ends. 
More accurate motors would enhance the use of remote control techniques of 
the e-beam system. Another facility which would aid the debug process would 
be the creation of a database of waveforms and images which could be accessed 
and displayed over a computer network. This would enable the circuit designers 
in another location to be major contributors to the debug process as it was being 
performed. The ultimate development in this direction would allow the designers 
themselves to perform the debug from that remote location! 
The development of a link between the schematic tools and the layout tools 
allowing a node of interest to be selected on the schematic which would 
automatically relate to the layout would be extremely useful to the failure 
analyst. This facility, together with the ability to highlight nodes of interest 
on the layout, is currently being developed by the software developers of 
the proprietary design tools used. Once this task has been completed and 
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more accurate motors have been incorporated the development of a completely 
automated system can be considered. 
The development of an integrated system which can provide results on a 
workstation through the selection of points on a schematic tool and the resulting 
waveform measurements being displayed on the computer display is a realistic 
objective in the short term. This envisaged system would therefore create 
a debug environment with the electron beam test system being virtually 
transparent to the user throughout the debug process. 
3.11 Conclusion 
A customised system has been developed allowing design layout, simulation and 
test stimulus to be incorporated into the debug process. The major requirements 
for the Failure Analysis facility in Ayr have been achieved through careful 
selection of equipment and software interfacing routines. Much attention was 
paid to the incorporation of a user-friendly interface and the creation of an 
integrated environment. 
This system provides more complete functionality than any other "add-on" 
system available commercially. A comparison between dedicated e-beam systems 
and the developed system would indicate that the developed system interfaces 
better to Digital's proprietary design systems but cannot cope with as high 
pin-counts due to the chamber size. 




The aim of this chapter is to characterise the performance of the existing 
detector system used within the purchased electron beam testing system. The 
results obtained from this characterisation process will be compared with those 
predicted by the theoretical analysis work of the Feuerbaum detector done by 
Khursheed in 1983. This comparison will enable a decision to be made on the 
requirement for a new detection system. 
4.2 Performance of Existing Detection System 
The detector system employed in the Cambridge Instruments DVCS1500 is a 
variation on the original Feuerbaum detector system proposed in 1979. This 
structure is shown in Figure 34. 
The theoretical work of Khursheed and Dinnis on comparing voltage contrast 
detectors in 1983 indicated that the Feuerbaum detector should perform well. 
The expected overall transport efficiency was 97%, the collection of the overall 
secondary electron spectrum was good and the general shape of the S-curve was 
regular. Investigations into the surface field effects in the Feuerbaum detector 
indicate that for a narrow gap between conductors (3pm), the resultant S-curve 
became irregular, not rising to a definite flat top, indicating potential problems 
in quantitative measurements on small geometries. 
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Figure 34: The Feuerbaum Detector 
5V 
In order that the manufacturing process could be simplified and the detector 
could be customised for the specific SEMs being used, the Cambridge detector 
was made less cylindrical than that of the original Feuerbaum detector. The 
120V deflection grid was still employed but was tied to the filter grid voltage 
to minimise any deflection of primary electron beam. These changes and the 
detector's basic construction have made the position of the Everhart-Thornley 
collection system very critical. It was found that the S-curves extracted from this 
system had no definite plateau, but rather a kink where one would have expected 
saturation to occur. Under certain conditions the number of electrons reaching 
the detector would in fact diminih as the voltage on the retarding grid was 
increased. This result occurs because the secondary electrons are accelerated 
through the grid at positive potentials and would not be pulled into the collector 
but would in fact strike either the pole piece of the scanning electron microscope 
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or the casing of the spectrometer, generating low energy tertiary electrons. A 
typical S-Curve giving rise to this assertion is shown in Figure 35. 
• The Cambridge detector can detect changes of about 20mV on an idealised 
stripline with very wide conductors (>20pm). Problems occur however, as the 
track widths are reduced and the bias on surrounding conductors is altered. 
The following measurements made on a VLSI device prove that this detector 
can be prone to large errors through the effects on surface fields, particularly as 
geometries are shrunk. 
The experimental conditions used were :-
• Primary Electron Beam Energy - 1.5kV 
• Primary Electron Current - 2.8nA 
• Extraction Voltage - 600V 
• Working Distance - 12mm 
Figure 36 shows the results of S-Curves taken from the bond pad region of a 
device (80pm 2) with Figure 37 showing the results of S-Curves extracted from a 
narrow conductor of 3pm. 
These results show that the form of the S-Curve shifts linearly with the applied 
voltage as expected on the wide conductor but on the narrow conductor the 
S-Curve tends to collapse with applied voltage. The amplitude of the S-curve 
drops by 66% as the specimen voltage is changed from 1V to 6V on the narrow 
conductor. This results in a drop of approximately 500% in the slope of the 
S-Curve as the voltage is varied by the given amount on the narrow conductor. 
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local field effect (LFE) was referred to by Fujioka et al (1981) as a type I LFE 
and results from the influence of the surface fields above the specimen on the 
trajectories of the secondary electrons leaving the specimen. These fields alter 
the angular distribution of the emitted secondary electrons. This changes the 
number of electrons reaching the collector and alters the incident angle of those 
electrons reaching the retarding grid within the spectrometer. The overall effect 
is to modify the detected signal and therefore reduce measurement accuracy. 
Another effect discussed by Fujioka and referred to as LFEII, deals with the 
influence of adjacent conductors on the measured track. This phenomena affects 
the secondary electron trajectories in the same way as that detailed above. The 
susceptibility of the detector to LFEII was examined by choosing a part of the 
VLSI device where two clock lines run parallel to each other and are bounded 
by a large power and ground track. This structure is shown in Figure 38. 
Figure 38: Test Structure For The Evaluation Of LFE II 
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The conductor analysed was the 3pm line to the right of the wide (60pm) supply 
conductor. This conductor is the PHI2 clock signal with PHIl being the clock 
signal to its right. The device used is the same VIPER video processing chip on 
which much of the other development and evaluation work has been done and 
as such represents a typical, rather than an idealised sample. 
The two signals, P1111 and PHI2 being propagated through the two 3pm 
conductors have a frequency of 200kHZ, an amplitude of 5V and are 
complimentary. These signals are shown in Figure 39. 
The first simple test to evaluate the effect of adjacent signals was to look at the 
P1112 clock signal while applying power to the adjacent supply line. The result 
of this is shown in Figure 40. These measurements show that the signal [1] is 
reduced by approximately 1V [2] as the supply itself on the adjacent conductor 
is switched. 
A more rigorous examination of the overall effects of the surface field was 
undertaken by maintaining P1112 on the track to be measured, supplying 5V 
to the VDD line and P1111 to the track to the right of the P1112 conductor. 
Measurements were then made at the middle and at both sides of the P1112 
clock line to assess the severity of this phenomenon. The result of this exercise 
can be seen in Figure 41. The waveforms extracted show that the signal in 
the middle of the track [1] has an amplitude of approximately 4.5V This is 
reduced to an amplitude of only 2.5V at the point of measurement nearest the 
supply voltage conductor [2] and increases to approximately 6.5V at the point of 
measurement nearest PHIl [3]. This can be explained by considering the effect 
of crosstalk (LFEII). At the right hand side of the conductor the 5V conductor 
tends to attract the secondary electrons back to the surface, resulting in less 
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electrons reaching the spectrometer. At the right hand side of the conductor 
however, the effect of PHIl is considerable. The complimentary clock signal 
on P1111 creates surface fields that tend to accelerate the emitted secondary 
electrons towards the detector during the positive cycles of PHI2 and reduce the 
number of secondary electrons reaching the detector during the negative cycles 
of P1112. The overall effect of this situation is to increase the amplitude of the 
signal measured on the P1112 track. 
The results obtained from these experiments confirm the predictions made by 
Khursheed about the susceptibility of this configuration to local field effects, 
although it is unlikely that Khursheed had envisaged quite the magnitude of 
the problem which was seen on the Cambridge detector. 
Another critical shortcoming of this detection system is its inability to make 
quantitative measurements from passivated elements on the specimen surface. 
This is partly due to the high voltage extraction electrode used to help suppress 
the local field effects, which charges up the passivation and reduces the number 
of electrons that reach the spectrometer. Figure 42 shows the effect on P1112 
when it is measured on a passivated specimen. The primary beam energy is 
held at 1.3kV. Firstly, it can be seen that the signal on the bond pad is 5V 
in amplitude [1]. This diminishes to 4V when the measurement is made on a 
passivated track [21 and down to 2V when the crosstalk of the supply voltage 
131 is introduced. The capacitive coupling error and crosstalk (Thkodora et al 
1983 and Ookubo et al 1986) therefore proves significant for this detector when 
measurements are made on a 3pm conductor. 
Reiners et al (1988) suggested that quantitative voltage measurement with 
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passivation thickness is less than 25% of the track width to be measured. This 
condition was satisfied in the case of the measurements made on the PHI2 
track but the detector did not produce the given accuracy. The Cambridge 
detector is therefore not capable of making reliable quantitative measurements 
on passivated specimens. Qualitative analysis could be done for the extraction of 
timing information from passivated devices. However, this could yield erroneous 
results as the measurement error is close to 50%. 
4.3 Design of Improved Detector 
The results obtained above under known conditions, indicated that the 
Cambridge Instruments implementation of the Feuerbaum planar retarding 
field analyser had difficulty making reliable quantitative measurements on 
current VLSI devices. Therefore, the design of a detector which could perform 
better within the confines of the Cambridge/Lintech voltage contrast system had 
to be developed. This new detector had to operate under the restrictions of the 
Cambridge Instrument 250K3 microscope. In particular, as the SEM was also 
used as a routine analysis tool for high resolution imaging and Energy Dispersive 
analysis it was impractical to construct an in-the-lens spectrometer or one which 
used magnetic field effects. The detector had to have a minimum height in order 
to give the smallest possible working distance. The overall performance of the 
detector had to be generally superior to that of the Cambridge detector, with 
major improvements being required in measurements on narrow conductors and 
on passivated specimens. 
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4.3.1 Traditional developments and alternatives 
The process adopted for the design of secondary electron detection systems has 
generally relied on some theoretical assumptions and calculations, coupled with 
practical experience. Thereafter, much manipulation of the design is required 
through trial and error before a final version of the detection system can be 
manufactured. Although this approach can obviously produce excellent detection 
systems, the time taken to produce acceptable results can be both lengthy and 
troublesome. 
There have been however, a few exceptions to this empirical approach. 
Munro( 1971), Hannah( 1974), Sanger(1980), Menzel( 1982), Khursheed(1983) 
and Plies(1987) all used theoretical calculations to simulate detector 
configurations on a computer. Khursheed in particular wrote an extensive 
package of software to solve the complex equations which represent the electric 
fields in a Scanning Electron Microscope chamber. The developed software 
allows the visualisation, on a computer display, of secondary electron trajectories 
in detection systems exhibiting two-dimensional symmetry as well as those 
described in a three dimensional plane. Further programs were written which 
allow the modelling of the effect of surface fields, the calculation of theoretical 
S-Curves and transport efficiency of a proposed detector configuration. 
It was proposed that this suite of programs would be used to generate 
a computer-aided design of a theoretical secondary electron detector which 
would perform best within the confines of the existing electron beam testing 
environment available. This would allow the development time of the detector 
to be minimised, with a sound understanding of the manufactured detector's 
performance under various conditions being gained from the results of the 
simulation. 
Detectors 99 
4.3.2 Conversion Of Khursheed software 
The programs were written in Fortran 77 and run on an ICL 2972 mainframe 
computer. There were some problems in utilising this software in its existing 
condition. Firstly, the user interface for the programs was not particularly 
user friendly and secondly the computational speed was very dependent on the 
number of other users on the system at any given time. It is for these reasons 
that an extensive program was embarked upon to convert the software to run on 
a single user workstation. This enabled the computational speed of the programs 
to be made more predictable. 
The programs written by Khursheed are based on specifying the geometry 
and voltages of the electrodes, solving the resulting electric field and then 
plotting the electron trajectories through the calculated field. The conversion 
of the programs required that all the software which was related to the 
specifying of the electrodes and the plotting of the resulting trajectories had to be 
completely rewritten. The software for this task was again written in Fortran 77 
running under VAX/VMS but all the graphics code was written using the Digital 
Equipment proprietary UIS workstation software package. The final version of 
this software allows a far easier and more exact specification of the electrode's 
structure using a mouse, with the tJIS windowing software providing improved 
presentation of results. The computational speed of the calculation of the field 
was also significantly quicker than had been experienced on running the original 
code on the ICL mainframe. 
4.4 First Proposal For New Detector Design 
The first conceptual detector configuration identified is shown in Figure 43. The 
empirical theory behind this configuration was that grids above the specimen 
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would extract the secondary electrons off the specimen and the deflection 
electrode would deflect these secondaries towards the detector itself. 
Figure 43: First Conceptual Detector Design 
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4.5 Simulation of The New Detector Concept 
A plot showing the results of a two dimensional simulation of the new detector 
concept is shown in Figure 44. This indicates that for electrons with secondary 
electron energies of 10eV and a wide range of initial angles, that the collection 
efficiency appears to be good from several different points of emission from the 
specimen. It is only when the point of emission is moved 2mm off centre that 
any electrons appear to start striking the -30V lower deflection electrode. 
A three dimensional simulation was then done on this proposed configuration. 
A plot of the equipotentiais in each plane is shown in Figure 45. The plot of the 
equipotentiais in the X-Y plane, shown in Figure 45a, indicates that a uniform 
field exists at the opening to the collector with a slight accelerating field present 
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Figure 44: A Two Dimensional Simulation of Conceptual Detector 
Di4rirrr 
at the entrance to the detector. An analysis of the equipotentials in the X-Z 
plane, depicted in Figure 45b, show the effects of the deflection electrode. This 
electrode will cause the secondary electrons to be accelerated and deflected from 
their normal path. The plot of the equipotentials in the Y-Z plane, detailed in 
Figure 45c, show the existence of a uniform field in this plane. 
A range of electron energies were evaluated from the same point of emisson 
using the three dimensional simulation programs. These results are shown in 
Figure 46. This simulation shows that for a range of electron energies between 
3eV and 10eV the electron trajectories generally reach the collector grid, with 
few electrons being lost. it is also apparent that the choice of deflection voltages 
is going to be critical as a result of the wide divergence of secondary electrons 
that result from off-axis emisson as seen in both the 5eV , three dimensional 
simulation and one of the 10eV two dimensional simulations. 
The first version of the simulated detector produced reasonable S-Curves but 
was generally difficult to use. Obtained S-curves from this version are shown 
in Figure 47. The grids above the specimen introduced astigmatism into the 
image by their effect on the primary electron beam. These grids also caused an 
obstruction to the field of view. The other difficulty that arose in the construction 
of this detector was the correct alignment of all the electrodes. These problems 












Figure 47: S-Curves Extracted From First Manufactured Detector System 
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4.6 Second Detection System Manufactured 
The second detection system was developed in order to overcome some of the 
problems observed in the original prototype. The extraction grid was replaced 
by a ring and the retarding grid was moved from its position above the specimen 
surface to the exit point of the detector. The configuration of the detection system 
was therefore altered from being a direct retarding field detector to become a post 
deflection detector. The advantage of this configuration over the original systems 
evaluated, is the removal of all meshes which can cause obstructions to the field 
of view and interfere with the path of the primary electron beam. A disadvantage 
of this configuration, discussed by Khursheed [1983], is the possible inaccuracies 
that will occur in voltage measurement due to the non-linear change imposed 
on the secondary electron energy distribution as electrons pass through the 
deflection field. Examples of post deflection detection systems have been detailed 
by Gopinath and Sanger [1971] and Balk et al. [1976]. An analysis of the 
electron trajectories plotted by Sanger[1980] relating specifically to the former 
system, indicated that the collection efficiency of that system would be poor with 
only a small fraction of the secondary electrons emitted reaching the target cage 
within that configuration. 
A simulation of the performance of the modified detector was done. The 
resultant equipotential plot and secondary electron trajectories is shown in 
Figure 48. It can be seen from the equipotential plot that the deflection and 
accelerator electrodes create fields which will tend to accelerate the secondaries 
towards the retarding grid. A non-linear region exists at the top of the retarding 
grid. All secondaries from the emitted point with an energy of 3eV are collected. 
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4.7 Performance Of The New Detection System 
Photographs of the new detector system are shown in Figure 49 and Figure 50. 
In order that a fair comparison could be made between the performance 
of the Cambridge detection system and that of the new spectrometer, the 
measurements performed earlier were repeated on the same specimen. 
The experimental conditions were:- 
Primary Electron Beam Energy - 1.5kV 
• Primary Electron Current - 2.8xA 
• Extraction Voltage - 150V 
• Deflection Voltage - -30V 
• Accelerator Grid - 150V 
• Working Distance - 12mm 
Figure 51 shows the results of S-Curves taken from the bond pad region of the 
device with Figure 52 showing those S-Curves extracted from the 3pm P1112 
conductor. It can be seen from Figure 51 that the S-Curve shifts linearly with 
the applied voltage. The form of the extracted S-Curves also resembles that of 
the classic theoretical curve. Figure 52 again shows that a drop in amplitude 
of about 66% occurs as the voltage is altered from 1V to 6V on the narrow 
conductors. This loss of amplitude only results in a drop of approximately 20% 
in the slope of the S-Curve during the voltage variation. 
On analysing the performance of the detector on the PHI2 track as the supply 
voltage was toggled, it was found that no appreciable difference in the measured 
voltage was found. This result is shown in Figure 53. 
The effect of adjacent conductors on the new detector arrangement can be seen 
more fully in Figure 54 when measurements are taken on each side and at the 
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Figure 49: The New Detector 
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middle of the PHI2 track. It can be seen that the supply voltage has little effect 
on the measured signal and the complimentary P1111 signal increases the signal 
amplitude by approximately 1V. - 
The final measurement made on the new detector was to allow an 
understanding of its capability on passivated conductors. The same experiment 
as before was performed, with the results seen in Figure 55. The measurement 
taken from the bond pad region [1] has an amplitude of 6V This is diminished by 
approximately 0.75V when measured on a passivated track [2) but is increased 
by the same amount on the application of the complimentary P1111 signal to the 
adjacent conductor [3]. This is due to the Capacitive Coupling crosstalk error 
discussed earlier. 
4.8 Comparison of Cambridge and New Detector 
The first comparison that can be made is in the S-Curves extracted. The 
new detector has a steeper S-Curve than the Cambridge detector.' The new 
spectrometer also has a much more typical S-Curve characteristic. This would 
enable the system to be used more reliably in the automatic gain mode of the 
Voltage Contrast system. (This mode allows the system to chose the optimum 
retarding grid voltage to be 215 the amplitude of the S-Curve). 
The next comparison that can be made is the effect of local fields on both 
spectrometers. It is clear that the response of the new detector is far better in 
overcoming the effects of the surface fields with the Cambridge detector being 
much more susceptible to crosstalk effects. 
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Finally, the new detection system performs more accurate measurements on 
the passivated specimen. The effects of the Capacitive coupling cross-talk are 
less and the lower extraction field used reduces the specimen charge-up. 
4.9 Further Development Of New Detection System 
The device analysed was in a cerquad package. This allowed the detection 
system to be brought close to the die surface and a working distance of 12mm 
to be achieved. Problems would occur however, if the die was packaged within a 
pin grid array device. In this case, the cavity and device pins he on the same side 
of the package making access difficult. The extraction field would be much less 
effective at drawing the secondary electrons away from the die surface due to 
the longer working distances involved. The simulation done previously showed 
that the electrons passed through the extraction ring with a wide spread. This 
would make the complete collection of all secondaries difficult, giving rise to 
reduced efficiency. The design of a conical extraction system allowed both these 
problems to be overcome. This extraction system consisted of an inner ring 
electrode, similar to that used previously, surrounded by a conical electrode. 
A simulation of the secondary electron trajectories entering this configuration is 
shown in Figure 56. This simulation demonstrates the focussing effect that this 
extraction system has on the secondary electrons leaving the specimen surface. 
The equipotential field lines of hail of the extraction system are shown in 
Figure 57. It can be seen that the secondary electrons pass through a retarding 
field caused by the OV electrode before reaching an area of relative uniformity 
at the 100V electrode 
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Figure 56: Secondary Electron Trajectories Through Conical Extraction 
System 
Figure 57: Equipotential Fields Within Conical Extraction System 
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The manufactured detection system was reconfigured to incorporate the new 
extraction system detailed above. A photograph of this conical arrangement is 
shown in Figure 58. In order to allow a direct comparison of this system with the 
previous detectors analysed, the measurements done previously were repeated. 
Figure 58: Photograph of Conical Extraction System 
P 
-- 
The experimental conditions used were 
• Primary Election Beam Energy - 1.5kV 
• Primary Electron Current - 2.8nA 
• Outer Extraction Ring - 65V 
• Inner Extraction Ring - 20V 
• Working Distance - 14mm 
Figure 59 shows the S-Curves taken from the wide conductor (80p.m 2) with 
Figure 60 showing S-Curves extracted from a narrow conductor of 3pm. These 
measurements show that the S-Curve shifts linearly with applied voltage. The 
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curves of Figure 60 show a reduction of approximately 50% in the amplitude 
of the S-Curves as the voltage is shifted. This is due to the local field effects 
(LFE1). The collected curves do not tend to reach a definite plateau within the 
saturation region. This occurs as a result of some of the secondaries striking 
the inside of the conical extraction system, generating tertiary electrons. The 
waveforms showing the effect of switching the supply on an adjacent conductors 
are shown in Figure 61. Figure 62 shows the measurements extracted from the 
three chosen points on the P1112 conductor surface, with the complimentary clock 
signal on the right and the supply to the left of the track. The application of 5V 
to the neighbouring conductor, results in an approximate reduction of 0.5V in 
the measured amplitude on P1112 [2], with the introduction of the clock signal 
resulting in similar increase in magnitude [3]. The measurements done on a 
passivated specimen and shown in Figure 63, demonstrate that the 6V signal 
at the bondpad is decreased by approximately 0.5V when measured through 
passivation. This signal is increased by approximately 0.25V when the PHIl 
signal is applied, due to the capacitive coupling cross-talk error from the adjacent 
conductor. 
4.10 Comparison Of New Detection Systems 
The lower extraction voltage used in the final detection system resulted in 
a greater reduction in the height of the S-Curves with increased specimen 
voltage. The voltage measurements made in order to quantify the effects of 
local fields, indicated that the overall susceptibility of the two configurations to 
this error is of the same order of magnitude. Although no direct comparison 
was possible, it is a reasonable hypothesis to suggest that although the original 
system provided a marginally better performance when measurements were 
being made on cerquads with a shallow cavity, the conical extraction system 
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would have a better performance when analysing pin grid arrays where a longer 
working distance is used. This would occur as the conical electrode would be 
capable of getting much closer to the die itself than the flat electrode structure. 
The performance of the conical extraction system on passivated specimens is 
better than that of the original system. This again results mainly from the 
lower extraction voltage used, causing less oxide charging. The focussing effect 
of the conical extraction system also provided the unique feature of allowing the 
brightness to be maximised around the area of interest within the field of view. 
4.11 Conclusion 
The detection systems manufactured perform significantly better on complex 
devices than the original Cambridge spectrometer. Specifically, the improved 
S-Curve characteristics, reduced surface field effects and greater accuracy, 
meet the requirements originally specified in the conceptual design phase. No 
evidence was found that a significant measurement error was introduced as a 
result of the retarding grid being placed after the deflection field, instead of 
directly above the sample, as suggested by Khursheed [1983]. The introduction 
of a conical extraction system produced similar results when compared to a ring 
extraction system on a flat package, but would have improved performance on 
devices where access to the die becomes difficult and longer working distances 
ensue. Further improvements could be made in the collection efficiency of the 
conical extraction system by coating the inside of the brass conical extractor with 
conductive paint. This would reduce the generation of tertiary electrons. The 
new spectrometers do not completely eliminate the effects of surface fields and as 
such would have difficulty in coping with specimens containing multi-layer metal 
and sub-micron geometries. The only possibility envisaged for reducing these 
effects further would involve a total redesign of the electron optics, allowing an 
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in-the-lens spectrometer to be used. This configuration could also incorporate 
the conical extraction system discussed, for use in the evaluation of specimens 






















































































































































There are two main areas where image processing methods can be applied. 
Firstly, these methods can be used in the improvement of pictorial information 
for further interpretation by the user [eg. Jones and Smith 19781 or 
alternatively, they can be used to manipulate images for further interpretation 
by machines [eg Rosenfield 19691. In scanning electron microscopy in general 
and electron beam testing in particular it shall be shown in this chapter that 
both application areas of image processing have potential uses. 
Firstly, before discussing this topic it is important to define certain terms used 
extensively in this science. An image refers to a two-dimensional light intensity 
function f(x,y) where x and y represent spatial coordinates with the value of the 
function f representing a brightness or grey level for that point. A digital image 
is an image fx,y) which has a discrete number of spatial coordinates and grey 
levels. Each discrete element of the picture is called a pixel. 
5.2 Image Processing In Basic Electron Beam Test Systems 
The Cambridge Instrunients/Lintech DVCS1500 in common with other 
commercially available electron beam testing systems comes complete with a 
rudimentary image processing system. The features in this image processor 
are all concerned with the reduction of noise in the acquired images. The 
recursive, averaging and summing routines are all based on the assumption 
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that the images being captured have a signal content fx,y) and a noise content 
n(x,y) giving a noisy image z(x,y) hence, 
z (x, y) = f (x, y) -1- n (x, y) 
It is also assumed that the noise content for each pair of coordinates (x,y) 
is random and has zero average value. Therefore, by integrating, averaging 
or summing the contents of a succession of images the signal content will 
result in a smoothing effect with the noise content from each individual image 
contributing little to the final image after filtering. In electron beam testing 
this is particularly useful as the process of performing dynamic voltage contrast 
involves the chopping of the primary beam. This often results in a low signal to 
noise ratio which in turn generates noisy secondary electron images. Although 
this image processor clearly is of benefit when performing the functional analysis 
process, it does however have certain fundamental limitations. These limitations 
basically concern the fact that once the image is presented on the image 
processor display it is only possible to record the displayed information on a 
micrograph. Therefore, no facility exists to perform any further processing on 
the image for machine interpretation or for visual comparison of the results with 
other acquired reference images. As mentioned briefly in chapter 3, one of the 
earliest developments in the implementation of the electron beam testing system 
was to commiRsion Nye to develop a link from the standalone image processing 
system to a host computer using a DMA interface. The completed link allows 
the transfer of images to and from the image processor. Each image transfer 
takes approximately two seconds to be performed. 
The storage of dynamic voltage contrast images on the workstation allowed a 
database of these images to be created for a known good device. This in turn 
could be used for reference purposes when the testing of another suspect device 
is being performed. An algorithm which performed pixel by pixel subtraction 
Image Processing 132 
was introduced in order to enhance this capability for comparison. This created 
a situation where dynamic fault imaging, as suggested by T.0 May et al 
[1984], could be executed. The alignment process was performed manually by 
manipulating a stored image to overlay a current live image. This allowed 
the differences in the subtracted images from the known good devices to be 
compared with those from the device under test and the resultant discrepancies 
highlighted. Specific problems were identified on performing this task. In 
particular discrepancies showing apparent failure regions tended to appear due 
to differences in brightness and contrast, random noise, magnification, image 
warping, rotational error and image misalignment. Post processing algorithms 
had to be introduced to overcome these problems. 
5.3 Post Processing 
The first algorithm introduced in an attempt to eliminate random noise was 
a median filter. This is an operation which takes each pixel in turn and works 
out the median value of a matrix around that point. In this case a 3X3 matrix 
was chosen. The set of boundary pixels of the image are lost as a result of this 
operation. 
The image collected had a total of 256 grey levels used. The only real levels of 
interest on the acquired images were those showing the logic high and those of 
the logic low. Therefore a binarised image should contain enough information to 
identify erroneous logic states. The choice of a suitable level to be used for the 
two level quantisation was done after evaluating a software-generated histogram 
of the image. A binarised image of each of the vector states of the device under 
test was then produced. These quantised images could then be subtracted on a 
pixel by pixel basis to identify differences occurring at any of the vector states. 
This process is shown in Figure 64 with Figure 65 showing an example of an 
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image subtraction of a known good device from a failure. The differences give 
information as to the occurrence of a failure but do not however give the cause 
of the failure mechanism itself. Further interpretation has to be done by the 
device engineer responsible for the debug. One of the major drawbacks of this 
technique is the amount of storage space required for each 768 X 512 image. 
Specifically, each image results in 393Kbytes worth of data. If tens of vector 
states are to be stored then the resulting images could completely fill one of 
the 159Mbyte hard disks on the workstation causing major problems during the 
evaluation process. Two potential solutions were identified and implemented. 
The first was to quantise the image as it arrived in the workstation's memory 
to two levels. A run length encoding algorithm was then used to scan each 
line and record the number of times a level was present before the opposite 
level appeared which in turn would be recorded in the same way as shown in 
Figure 66. This resulted in images taking up a fraction of the hard disk space 
that the full untreated images took. The only disadvantage of this technique 
was the fact that the images had to be reconstructed using the reverse process 
before any processing or viewing of the images could be done. 
Another approach to image interpretation was implemented in software by 
Milne after consultations with Levy. This technique is based on local rather than 
global subtraction techniques and is much more efficient when the user has more 
information on the functionality of the device under test. This process, shown in 
Figure 67 requires the user to select the points of interest on an image of a known 
good reference device using a mouse on the workstation display. The points of 
interest are then stored as reference points. As the successive vector states are 
collected, the logic levels are extracted from each of the chosen coordinates and 
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Figure 64: Principle of Picture Subtraction 
REFERENCE DEVICE 
DEVICE UNDER TEST 
the results are stored. The device under test is placed in the specimen chamber 
and a topographic image is then transferred to the workstation. The points 
selected for the reference device are then redisplayed and the user is requested 
to realign for misalignment both on that image and an image where power has 
been applied to the specimen. The latter alignment is required to correct for 
any shift in the image's position resulting from the additional fields present 
when power is applied. The logic states from the appropriate vectors are then 
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Figure 65: Example Of Picture Subtraction Technique 
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extracted from the voltage contrast images at the stored coordinates' positions 
and are compared with those extracted from the reference device. A table of 
the extracted logic is then displayed with any discrepancies found in the logic 
states between the two devices highlighted. This technique effectively turns the 
electron beam testing system into a logic analyser for internal node verification. 
An example of this method is shown in Figure 68. 
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Figure 66: Run Length Encoding Technique 
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5.4 Comparison Of Post Processing Methods 
The one major advantage of picture subtraction techniques over other evaluation 
processes is its provision of an analysis tool which is capable of giving useful clues 
about device failures without the analyst having to be a complete expert on the 
functionality of the device being debugged. The drawbacks are the inefficient 
use of computer resource, possibility of erroneous results through misalignment 
or differences in brightness, and the requirement for expensive hardware to 
perform the process quickly and efficiently in any production environment. 
There are several advantages of Logic State Analysis over straight picture 
subtraction. Firstly, only the information of interest is evaluated and the results 
are more easily interpreted by the device engineer. The storage requirements 
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Figure 67: Principle of Logic State Analysis 
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are massively reduced. The computation time is also reduced from several 
minutes in the case of picture subtraction to approximately five seconds for 
each selected point in the case of the logic state analysis technique. Another 
advantage of this process is that it is more easily interfaced to CAD systems 
for design debug. Specifically, the output from the e-beam logic analysis system 
can be made to appear very similar to the output from a logic simulator such 
as the Hilo simulator described earlier. Logic State Analysis however does have 
some drawbacks. In particular, more knowledge is required about the device's 
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Figure 68: Example Of Logic State Analysis 
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functionality to perform this task. Also, as in the case of picture subtraction, 
it is susceptible to erroneous results due to misalignment although this should 
always be detectable as the magnification of the images must be kept large 
enough to ensure that the misalignment never allows the logic extraction to be 
done on adjacent tracks to those actually selected. There are also differences in 
brightness across an image which can give rise to errors in logic. In order to 
overcome this problem the grey level limits corresponding to the logic states are 
set by the user and any states which fall outside the chosen levels are either set 
as a?, ("don't know") or an X ("don't care"). 
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5.5 Pattern Recognition 
With the increasing integration of VLSI devices the difficulty in locating the 
nodes of interest can result in much time and effort being required to perform 
this task. Therefore, it is extremely worthwhile introducing positioning aids to 
simplify this process. In their basic form, these aids allow the user to select a 
point of interest from some reference media, be it the layout database on a CAD 
software system or a 'golden' device. The coordinates of the point of interest are 
recorded and transferred to the motorised stage which then moves the stage to 
the area of interest. 
There are several different planes of pattern recognition or machine vision. 
Broadly speaking, these techniques can be split into low level image processing 
techniques, two dimensional and three dimensional scene analysis techniques. 
The methods described previously are all concerned with image analysis 
techniques, with the operations being done on a global level. No 'judgements" 
are made by the computer as to the significance of any particular part of the 
image in these cases. 
The following discussion relates to the application of scene analysis techniques 
to SEM images. These techniques require that an object be specified a priori, 
using colour, shape or some other criterion. The computer based vision system 
then evaluates an area of interest and makes a 'decision" on the basis of some 
rule as to whether the extracted features meet the criteria set for the operation 
being performed. 
Within the electron beam testing system environment, the CAD layout system 
would generate a rule based on shape and position to identify the points of 
interest on the device. One of the major constraints of the existing system in 
performing this task was the repeatability of the motorised stage supplied by 
Cambridge Instruments. This approximated to 10pm and dictated that after 
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any transfer of coordinates to the motorised stage the final location of the cursor 
on the electron microscope could he up to 10pm from the selected position in 
any given direction. - 
5.5.1 Potential Solutions Available 
The inaccuracies in the resolution of the stepper motors can be virtually 
eradicated by the introduction of position feedback systems which incorporate 
a laser interferometer. This system will achieve an accuracy of better than 
0.1pm but is an expensive solution. The die's location however can present a 
more complex problem. In particular, rotational errors can be introduced during 
the die attach process in the assembly of the device. These discrepancies can 
make the adoption of 'dead reckoning' methods, utilising absolute movements 
in position from a known starting position, exceptionally troublesome. Errors 
can also result from slight differences in the fabricated integrated circuits. 
These errors can be due to differing etching rates and deposition thicknesses 
causing variations in track widths or topography for example. Image distortions 
resulting from fluctuations in the electron optics parameters and astigmatism 
can also lead to erroneous results. 
In order that no duplication of effort was done in the development of a tool 
to perform the recognition process the commercial market was surveyed to see 
if any such tool was available. It was found that vendors such as Kontron, 
Imaging Technology, Computer Recognition Systems, Datatran and Quantel had 
commercial image processing systems on the market. All of these systems were 
concerned with image analysis and enhancement but none of the aforementioned 
systems had any capability for doing scene analysis or interpretation without 
an intensive programming effort. As a result these systems provided a tool, at 
great expense, with the only added advantage over the existing system of greater 
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computational speed. Little opportunity was therefore available for reducing the 
development effort required to perform this task of image interpretation. 
5.5.2 Segmentation 
The problem was then broken down into more manageable pieces. The first 
objective was to break up the scene image into components which correspond to 
semantically distinct objects within the image. This process is commonly known 
as segmentation. There were two possible methods identified to perform this 
process. The first technique uses edge detection and the second involves region 
growing or clustering. Edge detection can be considered the lower level operator 
and involves a convolution on the image to find the position, direction and 
magnitude of the intensity gradients on that image. Region growing methods 
group pixels which are intensity related and also exhibit some degree of spatial 
continuity. 
Evaluations were done on the images obtained from the SEM to understand 
the more applicable of the two feature detection methods. It was found that 
there was a significant difference in intensity and noise content across the 
image. The graph of the results, shown in Figure 69, indicates that although 
the noise and signal content remained relative to each other they did not remain 
constant across the specimen. The middle trace on the graph represents the 
signal intensity at the middle of the image, with the upper and lower traces 
showing the variations 3mm above and below this central position respectively. 
This was due to the reduction in secondary electron collection with increasing 
specimen distance from the secondary electron collector. A situation therefore 
exists making uniform "illumination!' across the specimen difficult to achieve. 
Another important factor which also had to be considered as a major hindrance 
to the segmentation process was the lack of clarity of the edges of tracks under 
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Figure 69: Effect Of Signal intensity With Distance From Collector 
passivation. Clearly, any feature extraction program would have difficulty in 
identifying repeatably any metal tracks under oxide, with only a 1kV beam 
acceleration voltage. 
An edge detection algorithm which looked at local gradients rather than 
attempting to grow regions on the image for the extraction of features provided 
the simplest method for the initial evaluation process. This approach involved 
the use of templates for edge detection. These templates are designed to look 
for transitions between regions. The most commonly used templates designed 
for this purpose are two 3X3 matrices known as Sobel operators. These two 
templates, shown in Figure 70, are converted into vector form and passed over 
each point of the image in turn. The border pixels of the image are lost as a result 
of this Sobel operation.. An example of this operator on a voltage contrast image 
taken from a test chip is shown in Figure 71. This test vehicle, manufactured by 
the Edinburgh University Microfrabication unit and designed by Din.nis, consists 
of seven parallel metal tracks with no passivation layer. 
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Figure 70: Sobel Operators 
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It can be seen from the example of the Sobel edge detection algorithm that this 
operator either produces areas where lack of connectivity along edges is exhibited 
(Figure 71a), or noise is introduced (Figure 71b). The inherent inaccuracy of 
the Sobel operator was stated by Davies [1984] to be approximately 1%. This 
inaccuracy is due mainly to image noise. Reliable rules had to be developed 
for connecting fragments into conductor lines whilst discarding the effects of 
the spurious speckles and partially visible lines under oxide. This proved to be 
by no means a trivial task although there is much image processing literature 
[eg. Gonzalez and Wintz 1977, Pratt 1978, Davies 19861 which has been written 
about the attempts to perform this task. 
Another edge detection routine evaluated was the Roberts algorithm. This 
technique uses the cross-difference of a 2X2 matrix to evaluate the intensity 
gradient and is shown in Figure 72. The problems observed with the Sobel 
routine were again seen in this case with noise and brightness fluctuations 
generating spurious edges. There are many other edge detection algorithms that 
could have been used including the Laplacian operator, Canny operator [Canny 
19861 and the Hough Transform [1962). The work of Davies [1975] showed that 
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although there may be algorithms which have better performance in some cases, 
the similar problems to those encountered here can be expected. 
Figure 72: Roberts Gradient 
f(x,y) f(x,y+1) 
f(x+1,y) f(x+1,y+1) 
The proposal to overcome the observed problems was the creation of an 
algorithm that looked for geometric groupings of edges rather than single edges. 
This would allow the noise effects to be minimised. This discussion is developed 
further in the following section detailing the use of a feature extraction process. 
5.5.3 Feature Extraction Algorithm 
An algorithm was written which would allow the observed tracks to be 
"recognised" by the computer. The process involved is shown in Figure 73. 
Firstly, a calculation is made on each of the 768 columns in the X-Plane of the 
average grey level intensity. The effect of this transformation on Figure 73a is 
shown in Figure 73b. The next process performed finds the intensity gradients 
on the picture by subtracting the intensity of the coordinates three to the right 
of the chosen point from that of the coordinates three to the left. If the difference 
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between the subtracted intensity points is greater in magnitude than some 
selected edge threshold 1 then this signifies the start of an edge. While the 
intensity gradient remains greater than half the edge threshold  the m aximum 
value of this gradient is looked for. A peak intensity position corresponds to the 
centre of a track edge. The effect of this process is shown in Figure 73c. The 
next stage in the algorithm was to look for pairs of suitable edges and identify 
the tracks. In particular, a track can only be found if a negative edge is followed 
by a positive edge a suitable distance away or vice versa. If the first edge found 
is a negative edge then a logic low level has been found. Once all tracks have 
been found, the total number of identified tracks is output, together with central 
position, logic and width of each 
An example of the output for two devices evaluated is shown below. 
• Image file: devl.dat. 
• Found 7 tracks. 
• TRACK 1: Logic state 1, width 17, position 104 
• TRACK 2: Logic state 1, width 15, position 153 
• TRACK 3: Logic state 0, width 22, position 205 
• TRACK 4: Logic state 0, width 23, position 256 
• TRACK 5: Logic state 0, width 23, position 308 
• TRACK 6: Logic state 1, width 17, position 360 
• TRACK 7: Logic state 0, width 22, position 416 
Image file: dev2.dat. 
• Found 7 tracks. 
• TRACK 1: Logic state 0, width 23, position 92 
This threshold can be set low enough to catch all the edges, etnes spurious edges are eliminated at the 
edge pairing stage later 
2 Half the edge threshold is used as the guideline to eliminate the effects of noise or other artefacts. 
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• TRACK 2: Logic state 1, width 12, position 147 
• TRACK 3: Logic state 0, width 22, position 200 
• TRACK 4: Logic state 0, width 23, position 252 
• TRACK 5: Logic state 0, width 23, position 304 
• TRACK 6: Logic state 1, width 11, position 355 
• TRACK 7: Logic state 0, width 21, position 402 
A new image is also generated with a box bounding each individual track found 
as shown in Figure 74 and Figure 75. This technique was also performed on 
parallel conductors in the Y direction. 
The "flatness" of the topography of conductors under passivation makes it 
prudent to do the processing on voltage contrast images. This is because the 
addition of this contrast will give far greater confidence in the calculations done 
on these passivated tracks. 
This work has demonstrated the possibility of using a feature extraction 
technique on parallel conductors. It should be noted that no alignment process 
in the X and Y planes was required when using this technique on different 
devices. It can in fact be seen in the processed images and in the generated 
output that the two images were misaligned. Obviously, this is only the first 
stage in providing fully automatic identification of features on VLSI devices. 
Due to a lack of time it will not be possible to demonstrate the extension of this 
technique to conductors with angles but the discussion in the following section 
on future work details the theory. 
The advantage of this strategy over one which uses image subtraction or logic 
state analysis techniques is that the computer's resources are used far more 
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Figure 74: Parallel Conductors Extracted 
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efficiently in that they are only being employed to evaluate areas of known 
importance. The requirement for perfect alignment is also reduced, as is the 
effect of the topographical artefacts. It is still important to have accurate motors 
to drive the motorised stage as this allows the thresholds to be loosened as search 
areas are constrained and relational measurements used to identify where the 
other edges should be found. 
5.6 Future Work 
The successful completion of this work will generate a technique which allows 
tracks to be found on the device using information in the CAD layout as the 
means for navigation. The process involved is shown in Figure 76. Specifically, 
the track of interest will be chosen on the layout. If the object has parallel or 
perpendicular edges this track will then be segmented into rectangular objects 
with a bounding box for the complete track created. This bounding box should 
take the accuracy of the motorised stage into consideration. The SEM stage 
will then be driven to a region, dictated by the bounding box, where the chosen 
conductor is to be found. The edges will then be looked for in both the X and 
Y planes as demonstrated. The edges found will correspond to the external 
faces of the segmented object in the layout within the chosen tolerances. The 
intersection of the edges will correspond to the object itself. If the object has 
edges that are not right-angled the solution is to create bounding boxes which 
are angled so as to make these angled edges appear as if they are perpendicular. 
The implication of this is that a conductor may need more than one bounding 
box to describe its position. 
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Figure 76: A Proposed Method For Track identification 
1 
5.7 Conclusions 
Image processing methods can be used in Electron Beam Testing for noise 
reduction and in the interpretation of the acquired images. Picture subtraction 
techniques can give useful information through comparison of the operation 
of the DUT3 with some "golden device". The drawbacks with picture 
subtraction are in the effects caused by picture misalignment, SEM artefacts, 
and the inefficient use of computer resources that is involved. Logic State 
Analysis utilises computer resources more efficiently but requires greater device 
knowledge to be used effectively. This system described by Levy et al [19871 
turns the electron beam test system into a logic analyser for internal node 
8 DUT . device under test 
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verification and has been adapted into a commercial system marketed by 
Schiuniberger [19891. Pattern recognition techniques have been demonstrated 
to be capable of identifying tracks on images described within a region. It 
has been shown that, unlike the other two methods used, the misalignment 
in images in the X and Y planes does not affect the outcome of the calculations. 
Rotational error, however, is a major problem with all the image interpretation 
techniques evaluated. The CAD layout positon of three corner points can be 
compared with the die position to identify the error correction necessary. The 
amount of processing required to find a chosen object using image interpretation 
techniques can be minimised by employing stage motors which incorporate a 
laser interferometer. The combination of these accurate motors and pattern 
recognition techniques will lead to a potential solution to the problem of creating 
an automated electron beam testing environment. 
This work was performed to understand the basic capability of some general 
image processing techniques. The overall conclusion drawn from this work 
was that it is possible to incorporate machine vision techniques into an 
electron beam environment and utilise them effectively in specific cases. The 
brightness fluctuations and noise observed in the SEM images, together with the 
characteristics of different devices, batches of silicon and environments, make a 
general solution, utilising thresholding techniques very difficult to implement. It 
was also noticeable that although there was an apparently exhaustive supply of 
image processing literature available, the successes reported in machine vision 
typically dealt with component analysis under very controlled conditions [eg 
Foster et al 1987, Jarvis 19861. This tends to confirm the views stated above. 




The developed system, was used to evaluate particular functional fails on 
Digital devices. This chapter details work performed in the analysis of complex 
Video Processing chips and the debug techniques applied. The debug work 
itself was done in conjuction with Alan Leslie, whose assistance was particularly 
valuable in the interpretation of device layout information. 
6.2 First Functional Fail 
6.2.1 Background 
The datalog of the first functional fail indicated that the device failed on every 
fourth word of eight during a particular test. This was verified electrically on 
the bench. Specifically, the databus was set-up so a count from 0 - 7 was done. 
The failing device was demonstrated to output 000616 on the fourth word instead 
of 000316 on the VIDBTJS. 
The number of test vectors required to generate the fault condition was 
minirnised and the device's failing operation verified. 
The device's lid was removed and the passivation stripped by a plasma etching 
system. It was then retested and verified on the production tester before being 
placed in chamber of the electron beam test system. 
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6.2.2 Electron Beam Testing 
The test vectors were used in miniyniged form and looped around the same two 
failing cycles. Stroboscopic voltage contrast was used to verify the nature of 
the fail on the inverted internal VIDBUS. Figure 77 shows a micrograph of the 
VIDBUS output during the refresh read cycle on a good device with Figure 78 
showing the failing output. 
If one considers the inverted VIDBUS then it can be seen that three of the 
four parallel vertical tracks of this bus are visible, with VIDO, the LSB of the 
V]DBUS on the left. Thus, on analysis of the good device it can be seen that an 
inverted count of 0 - 7 is displayed. Analysis of the failing device's micrograph 
however shows a count of 01264567. 
The nature of the fail suggested that the fail occurred in the region of the FIFO. 
Upon examination it was verified that this was indeed the case. The waveforms 
extracted from the output of the FIFO were not consistent with those at the 
input on every fourth word. 
The FIFO is configured using an addressable RAM with decode and sequencer 
circuitry to create the functionality of this component. Analysis of the decode 
circuitry for the register loads of the FIFO revealed that two of the tracks were 
not as expected. This can be seen from comparisons of the micrographs of 
Figure 79 and Figure 80. These show the operation of the working decode logic 
and that of the failing logic during the refresh read cycle. 
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Figure 77: The VIDBUS of a good device during Refresh Read 
Figure 78: The VIDBUS of the falling device during Refresh Read 
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The signal on tracks 6 and 7 on the failing device showed that instead of being 
the compliments of tracks 5 and 6 respectively as expected, they appeared to be 
the sum of the signals of tracks 6 and 7 on the good device. This indicated a 
potential short. 
The stimuli were then removed and a 1.5kV topographical examination of the 
suspect tracks was done. It can be seen from Figure 81, that material was 
observed to be shorting across the two tracks in question. An optical micrograph 
shown in Figure 82 showed the same phenomenon. 
The device was then gold coated and a high resolution topographical 
examination done. The resulting micrograph is shown in Figure 83. It appeared 
that the cause of failure was an Aluminium whisker shorting two tracks. This 
was verified using spectral and image analysis on the Energy Dispersive X-ray 
system. 
Figure 81: The suspect area of the device 
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Figure 82: Optical image of suspect area of the device 
Figure 83: High Resolution Image of Short 
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6.2.3 Conclusion 
Dynamic Voltage Contrast was used to analyse a functional reject that failed 
after two hours of burn-in. The cause of failure was identified as aluminium 
material shorting two tracks of the input FIFO decode logic. 
During fabrication, the device was passivated with an Aluminium flake lying 
on top of the metalisation. The flake itself did not short the two tracks until 
after burn-in because there was a coating of passive material around the flake 
which was broken down with either heat from burn-in or current. The flake 
itself was deposited on top of the metal either during the rnetalisation process 
itself or during passivation. 
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6.3 Second Functional Fail 
6.3.1 Background 
The datalog of the second functional fail indicated that the device was failing 
upon output of data bit DIOl during the scrolling operation. 
The fail was verified on the bench. The vectors were then looped around the 
failing stimuli within the first scroll cycle of the test pattern. These vectors were 
then changed so that the same data was being input on each of the sixteen data 
pins. This was done to allow comparison of the data path from the fifteen good 
bits of the DIOBUS with that of the failing bit. 
6.3.2 Electron Beam Testing 
The origin of the erroneous data was found to emanate from the barrel shifter. 
Figure 85 shows a comparison of the failing bit with another good bit being 
shifted through the barrel shifter. Further investigation revealed that the data 
was not being generated by bit 2, but was being shifted through incorrectly from 
a more significant bit. On tracing the signal from D108 it was seen that it was 
input to the barrel shifter with the correct level but as it progressed through the 
shifter it diminished in level as if being pulled down. The track of D108 was 
found to be shorted to an adjacent ground. As a result of this fault the data on 
D108 was shifted into D104 as a zero level on a four bit shift. This, in turn, 
resulted in erroneous data being shifted through D102 on a two bit shift and 
into DIOl on a one bit shift. 
The device was then gold coated. An energy Dispersive X-ray analysis of 
the fsiling area revealed that the shorting material was solely constituted of 
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Aluminium. A high resolution image of the shorting area is shown in Figure 86. 
The material is also shown lying across one of the shorted tracks in Figure 87 
6.3.3 Conclusion 
The device failed as a result of a short between two metal tracks within the 
barrel shifter. This short was caused by a piece of Aluminium lying on top of 
two adjacent tracks. The only part of the process that could have resulted in this 
sort of failure mechanism would be in the metalisation process during waferfab. 
It therefore has to be concluded that this material was contained under the 
passivation throughout the probe and final test operations. The fail may not 
have been observed at this time due to some oxide or other passive material 
around the flake preventing a path for current to flow between the adjacent 
tracks. This may have been broken down during the brief burn-in. 



























































Figure 86: The Cause Of The Short 
Figure 87: A Close Up Of The Shorted Area 
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6.4 Third Functional Fail 
6.4.1 Background 
The datalog of the third functional fail revealed that the device was failing 
one vector of each scroll cycle that contained the right boundary of the scroll 
region. Those cycles containing the left boundary region, however, performed 
correctly. This initial observation led to the conclusion that the right scroll 
boundary register was not being loaded properly. 
6.4.2 Electron Beam Testing 
The fail was verified on the bench. The vectors were then looped around the 
failing stimulus. The outputs of the right scroll boundary register were analysed 
and compared with those of the left scroll boundary. It was found that the right 
scroll boundary was being loaded incorrectly. 
The cycle was then changed so that an analysis could be done of the register 
itself and the initial loading operation associated with it. At this point it was 
seen that logic zeros were being loaded into each of the register bits. The 
signals that loaded this register were measured. Figure 90 shows that the load 
left boundary signal (BLDLBND) was being correctly generated with the load 
right boundary signal (BLDRBND) failing. A micrograph of the stroboscopic 
voltage contrast logic map is shown in Figure 88. The track on the far left 
shows BLDLBND performing correctly with the failing BLDRBND track on 
its right. Figure 89 shows LDRBNDGEN, the signal that generates the right 
boundary signal BLDRBND, as a logic high in the middle of the micrograph and 
LDLBNDGEN is seen on the right These signals are as shown in Figure 90. 
Further analysis of the generating signals LDLBNDGEN and LDRBNDGEN 
reveals that the left boundary is being generated once every cycle and that the 
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load right boundary generating signal is stuck high. This signal was expected 
to be the same as that of the left boundary but shifted by a fixed delay. 
The signals were then removed to allow a high magnification examination of 
the area. This revealed the cause of fail to be an aluminium short from the 
LDRBNDGEN track to VDD as shown in Figure 91. 
6.4.3 Conclusion 
The device failed after two hours of burn-in as a result of a short between two 
metal tracks affecting the loading of the right scroll boundary register. This was 
caused by an etching problem at fab and should not have been progressed to this 
stage of the manufacturing operation. It must therefore be regarded as a "test 
escape".' 
1 a 'test escapee is the terminology used in the industry for a device that has been through the test process 
but has obviously not been tested. 
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Figure 88: Voltage Contrast Logic Map of BLDLBND and BLDRBND 
Figure 89: Logic Map of LDRBNDGEN Stuck High 
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6.5 Fourth Functional Fail 
The datalog of the fourth functional fail revealed that the device was failing 
all scroll operations. The severity of the fault during the scrolling operation 
suggested that the first area requiring investigation was the SCROLL signal 
itself. This conclusion was reached because the scroll bit defines the whole 
scroll operation. 
6.5.1 Electron Beam Testing 
The fail was verified on the bench. The vectors were then looped around one of 
the failing scroll cycles. Upon examination of the scroll bit in the input FIFO, 
bit 16, it was found that the SCROLL signal was not reaching this FIFO's input 
but was found to be stuck high. This is shown in Figure 92. 
The signals were switched off to allow an inspection of the scroll bit at the point 
where it was stuck. This revealed the cause of the failure to be an aluminium 
short between the two tracks. Figure 93 shows a SEM micrograph of the shorting 
area. A high magnification micrograph of this short is shown in Figure 94. An 
elemental analysis of the shorted region, shown in Figure 95, revealed that the 
- short was caused by an Aluminium flake. 
6.5.2 Conclusion 
The short was constituted of Aluminium. The attributes of this fail are similar 
to those observed in the second functional fail. The conclusions therefore is that 
the shorting material first appeared across the tracks during the metalisation 
process. This material failed to cause a short during first electrical test due to 
some passive material surrounding the Aluminium. 



















Figure 93: The Cause Of The Short 
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6.6 Discussion 
The developed electron beam test system provided a means of debugging 
functional fails on a complex VLSI device. Severe difficulty would have been 
encountered in trying to find these particular failure mechanisms using any 
other debug techniques within a failure analysis environment at the final test 
stage of manufacturing. Much of the published work relating to Electron 
Beam debug has been performed on memory devices [eg Beall et al, Cohn 
et all with only a limited number of publications reporting any success on 
random logic devices [T.C. May et all. There are several possibilities which can 
explain this fact. Firstly, the functionality of memory devices can be understood 
considerably quicker than random logic devices. Secondly, the discussion of 
the debug procedure for complex devices inherently requires much proprietary 
information to be divulged. Finally, the design information required to perform a 
thorough analysis of a complex device is often unavailable to the failure analysis 
laboratory at the testing house. 
6.7 Conclusion 
The capability of the developed electron beam testing system has been 
demonstrated on complex video processing devices. In order to debug these 
particular production failures, no real requirement was found for accurate 
quantitative voltage measurement, with only one of the failing devices being 
found after encountering a poor signal level. Obviously, poor signal levels may 
lead to poor logic levels but generally it is far more important to be capable 
of extracting accurate timing rather than voltage information when performing 
failure analysis on manufactured product. Design debug however, would often 
require accurate voltage measurements to be made. 
Case Histories 176 
a 	 -- 
',— --c- 
CHAPTER 7 
CONCLUSIONS AND FUTURE WORK 
7.1 Conclusions 
The review work of Chapter 2 showed the difficulty in providing the definitive, 
integrated, electron beam test system as a result of the number of different 
design and test system currently used in the electronics industry today. The 
increased integration of devices requires new developments in built-in testing 
techniques to provide the necessary test coverage without compromising the size 
of the die. From an electron beam testing perspective it is particularly important 
that the important nodes on the device are brought up to the top layer of metal 
as small test pads. An example of suitable test pads on the video processor 
analysed is shown in Figure 96. 
Figure 96: A Suitable Test Pad For Electron Beam Probing 
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The development of an integrated electron beam test system incorporating 
a design database and test system presents many challenging problems. A 
strategy was developed involving the use of one centralised host to interface 
all the required equipment. The ability to control all aspects of the environment 
from this host was demonstrated. In particular, test stimuli can be extracted 
either from the simulation program or an automatic test system. The positioning 
of the device in the chamber can be done from the CAD layout information. 
Waveforms and images obtained can also be uploaded from the voltage contrast 
system for display, storage or post processing by the workstation. 
Although, there are many advantages to be gained from the incorporation of 
an "in-the-lens" spectrometer, including shorter working distances and improved 
secondary electron collection efficiency, it is often impractical to retrofit this to 
a standard SEM. The best solution to providing reliable measurements using 
this system was the redesign of the existing electrostatic detector. Computer 
simulations allowed an optimum configuration to be identified. The developed 
detector was demonstrated to have an improved performance in overcoming 
local field effects and in making measurements on passivated specimens. An 
additional advantage of the new system was the removal of all grids which 
could interfere with the field of view or the path of the primary electron beam. 
The incorporation of a conical extraction system allowed closer access to the die 
where deep cavities exist in a package. This conical extraction system also had 
the effect of focussing the secondaries reaching the detector to a point within 
the detector itse]f.  
Image processing techniques have been widely used in the field of electron beam 
testing for improving image quality and manipulating stored images. Picture 
subtraction techniques and specific point evaluations have been demonstrated 
in the comparison of a known good reference device with a device under test. 
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Further developments utilising feature extraction methods have shown the 
possibility of identifying conductors on the device under test, using a description 
of the object from the layout information. A general problem with using 
image processing methods is the requirement for controllable, uniform "lighting' 
conditions. The SEM presents a difficult environment in which to create this 
condition. The incorporation of accurate stage placement techniques (eg a laser 
interferometer) can increase the effectiveness of these recognition algorithms. 
The developed system's debug capability has been demonstrated in the 
evaluation of complex video processing circuits. It has been shown that 
the successful failure analysis can be done in many cases using qualitative 
information alone. The need for accurate quantitative measurements is greater 
in the design verification stages of device manufacturing. 
7.1.1 Passlvatlon Effects 
The removal of passivation is not always practical. Furthermore, with the 
introduction of multi-layer metal devices the need to make measurements 
through insulators becomes greater. A method employed to overcome this 
problem was the use of a laser cutter to open up windows in the oxide where 
measurements could be made. Another possible variation on this theme is the 
use of a reactive ion etcher to open up the "oxide windows". Neither of these 
solutions are ideal as they introduce additional steps into the debug process and 
may also require the vacuum to be broken several times. 
Video Gating was a method identified which allowed imaging of dynamic 
voltage contrast to be performed [Levy et al 19873. The AC signal causes the 
passivation to charge and discharge during beam irradiation, making the oxide's 
behaviour similar to that of a capacitor. Capacitive coupling voltage contrast 
[Gorlich et al 19851 describes the physical mechanism behind this phenomenon. 
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The use of variable phase stroboscopy, a technique where the beam does not 
dwell on one point for more than a few milliseconds during chopping, also allows 
the charge build-up to be minimised and voltage contrast to be observed on 
passivated samples. It is difficult to make reliable quantitative measurements 
on multi-layer samples due to the capacitive coupling crosstalk error which 
occurs between tracks and other surface charging effects. The best solution 
lies in the acceptance of semi-quantitative data for general measurements with 
the important test points being brought up to the top-layer metal tracks. 
7.2 Future Work 
There are a number of enhancements which can be made to the developed 
system generally. Firstly, the incorporation of more accurate motors to drive 
the stage will allow more automated analysis techniques to be introduced. An 
increase in pin-count capability will only be provided by a larger chamber. 
Although, the virtues of a single centralised host has been demonstrated 
throughout the course of this work, it is not completely practical as a long term 
strategy with increasing device complexity. This is as a result of the amount of 
memory required to read in and view these large devices. The video processing 
chip analysed, for example, required 4MByte of memory to display the layout 
before considering simulation information. The solution to this problem is the 
creation of a "tightly" coupled Computer Interconnect (CI) using two processors 
each with their own physical memory but sharing the same operating system. 
This will allow the design data to be held on one system and the electron 
beam test system to be controlled from the other. The peripherals and disks 
can all be shared within this system. An erhsinced configuration would utilise 
the Symmetric Multiprocessing feature of the VMS operating system running 
on a quad-processor. Each of the four processors can run independently but 
are controlled within the same scheduling environment This would allow the 
electron beam test system to be controlled by one of the processors with the other 
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three interfacing to the design database, image processing system and automatic 
test systems. A significant increase in processing speed will be realised with an 
integrated environment being maintained. 
The design and test interfaces can be extended to cover a wider range 
of products by developing additional software translators. The simulation 
interface, in particular, can be extended to allow specific information, relating 
to an observed fault condition, to be obtained from the fault simulator. 
An interesting development in the new detector design would be the 
introduction of a hemispherical retarding grid for improved secondary electron 
collection efficiency. This would utilise the fact that the conical extraction system 
tends to focus the secondary electron trajectories to a single point within the 
detector itself, allowing a focused retarding field to maximise the collection 
of secondaries from that point. The orientation of the required hemispherical 
grid should not compromise the working distance, eliminating one of the main 
disadvantages reported earlier. 
The field of image processing presents many challenging problems. The 
possibilities for selecting points of interest on a layout and using pattern 
recognition methods in identifying the chosen feature on the actual device has 
been demonstrated. Problems exist in repeatably identifying many features 
accurately. The creation of suitable algorithms to perform this task successfully 
is a major research field in itself. 
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APPENDIX A 
CONVERTED TEST PROGRAM OUTPUT 
Figure 97: Format File Output 




POD1-Sris- 	2 	3 	4 	5 	6 	7 
P002 - Sns - 	10 49 91 90 
P003 - 5ns - 	12 	13 	14 	15 	16 
9004 - 5ns - 	31 32 33 35 36 
PODS - Ons - 	40 	51 	52 	63 	92 
P006 - -5ns - 	73 74 75 76 77 
9007 - -Sns - 	80 	55 	66 
9008 - -5ns - 	82 83 84 	85 	86 
2 0100 Sris 
3 0201 Sns 
4 0102 Sns 
5 0103 Sns 
6 0104 Sns 
7 0105 Sns 
8 0106 Sns 
ii 0207 Snz 
10 SCROLL Sns 
49 PHI2 -ins 
91 HALPMA -ins 
90 NITCLK -ins 
12 0108 Sns 
13 0109 Sns 
14 01010 Sns 
15 01011 Snz 
16 01012 5ns 
17 01013 5ns 
18 01014 5ns 
19 01015 5ns 
31 107 Sns 
32 106 Sns 
33 105 5ns 
35 104 Sns 
36 103 Sns 
38 102 Sns 
39 101 Sns 
46 100 5ns 
40 CS Ons 
51 TEST1 Ons 
52 TESTO Ons 
63 SYNC Ons 
92 TCYCLE Ons 
64 ROWRT -Sns 
65 HAJMIN Ons 
50 P}11 -3ns 
13 )W100 -4ns 
74 8I01 -4ns 
15 )102 -4n3 
16 )I03 -4n5 
17 )I04 -4ns 
18 )I05 -4ns 
79 MD106 -4ns 
81 )I07 -4ns 
80 MSCP.OLL -4ns 
55 ALPHA -4ns 
66 LTCLK 3ns 
82 )I08 -4ns 
83 )I09 -4ns 
84 )CI0i0 -4n3 
85 )I011 -4ns 
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0000 0000 0000000000 00 10 0000 1010 000100 000000 00010000 00 00 0)00000000( 
000000000110000000001000001010000100000000000000000000 0)00000000( 
0000 0000 0100000000 00 00 00 0000 10 0001010000 0000 00 10 000000 0)00000000( 
0000 00 0001000000 00 0000 00 000000 00 110 100 00 0000 0100 0000 00 OX)0000000( 


























)000000cx0000)0000000(10 11111000 0001000000000001000000000)00000000C 
)000000000110)0000000(10 111110000001 00 00 00 00 00 00 00 00 00 00 0X)000000CC 
)000000000100)0000000(000000 00 00 00010 100 000 0 00 00 00 00 00 000X)0000000C 
000000000100000000000000000000001101)0000000(01 0)0000000000000000C 





0000000001000000 0000 00 0000 0000 00 110 100 00 0000 0100 00 00 00 0)0000000CC 
0000000000 110000 0000 00 0000 0000 00 1100 0000000000 00 0000 000)0000000CC 
00000000000000000000000000000000 11000000000000000000000)0000000CC 
)0000000C0000)000000CX00000000000001000000000001000000000)00000000C 





0000000000 0000000000 100000 0110000100 110110 110100 1100 00 0)0000000CC 
00000000011000000000 1000000110000100 1101101100001100000)00000000C 
0000000001000000000000000000100001010000000000100000000)00000000C 
000000000100000000000000000000001101000000000100000000 0)0000000CC 
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00000000 0110 00 00 0000 10 00 110110 0001000000 00 00 000000 0000 0)00000000( 




)0000000(0000)000000000000 110000 00010000000000 01000000000)00000000( 
)0000000(0110)0000000(00001100 0000010000000000 00000000000X)0000000( 
)0000000(0100)0000000(00000000000001010000000000000000000)00000000C 
000000000100000000000000000000 001101)0000000(010)0000000000000000( 
00000000001100000000000000000000110 0)00000(XXO 0 0)0000000000000000( 
000000000000000000000000000000001100)0000000(00 1X)000000000000000( 




00 0000 0000 1100 00 0000 0000 00 000000 11000000 0000 0000 00 00 00 0)0000000CC 
0000000000000000000000000000000011000000000000000000000)00000000C 
)000000000000)0000000000000000000001000000000001000000000)00000000C 
)000000000 110)0000000(0000000000000100000000000000000000 OX)OCXX)0OCX 
)CC)00000C0100)0000000C00 00 00 00 00 00010100 00 00 00 0000 00 00 00 OX)0000000( 
00000000010000000000111111000000110 1)0(XX)0CXX 01 0)0000000000C)00000( 
00 0000 00 00 1100 00 00 00 11111100 0000 1100)000CXX)00000X)000C)00000000000C 







XX)C0XXX00 00)0000000C1111111100000100 00 00 00 000100 00 00 00 OX)0000000( 
)000000000110)0000000C11111111000001000000 00000000000000 0)00)0000CC 






00 000000 0100 00 00000000 00 00 00 10000101000000 00 00 1000 00 000)0000000CC 
00 0000 00 0100 00 00000000 000000 00 00 1101000000 00 0 10000 00 00 0)0000000CC 
00 000000 00 1100 00000000 0000 0000 00 1100 000000 00 00 0000 00 000)0000000CC 






00000000000000000000000000000000 1100)0000000(00 1)0000000000000000C 









00000000010000000000 111111110000 1101)0000000001 0)0000000000000000C 
0000000000 1100000000111111110000 1100)00000000000)0000000000000000C 
00000000000000000000000000000000 1100)0000000C001)0000000000000000C 
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